Advanced VLSI Design

Lecture 4B: Static Timing Analysis

Timing Constraints of a Flip-flop, Setup Time, Hold Time, Clock skew, Clock Jitter, Clock Uncertainty, Data setup violation caused by clock jitter, Data hold time violation caused by clock jitter, Max delay violations, Min delay violations, Setup (Max) Constraint, Setup Slack, Hold (Min) Constraint, Hold Slack, Solved Examples of Static Timing Analysis, Problems and Solutions of Static Timing Analysis.

Lesson Intro Video

Lecture 4A: Pipelined Registers (Prev Lesson)
(Next Lesson) Lecture 4A: Pipelined Registers_2022-S1
Back to Advanced VLSI Design

No Comments

Give a comment

Course Curriculum

Sanjay Vidyadharan
Role : Professor
Read More