



Advanced VLSI Design: 2021-22


Lecture 4 - Part 2

Pipelined Registers and Static Timing Analysis

By Dr. Sanjay Vidhyadharan

Timing Constraints of a Flip-flop

- Setup Time
- Hold Time




Clock Skew and Jitter

Clock skew (sometimes called timing **skew**) is a phenomenon in synchronous digital circuit systems (such as computer systems) in which the same sourced **clock** signal arrives at different components at different times.

Clock Jitter: Sometimes some external sources like noise, voltage variations may cause to disrupt the natural periodicity or frequency of the clock. This deviation from the natural location of the clock is termed to be clock jitter.


Clock Uncertainty = Clock Jitter + Clock Skew

Timing Constraints of a Flip-flop



Data setup violation caused by clock jitter

Timing Constraints of a Flip-flop



Data hold time violation caused by clock jitter


Static Time Analysis

There are two main problems that can arise in synchronous logic:

- **Max Delay:** The data doesn't have enough time to pass from one register to the next before the next clock edge.
- **Min Delay:** The data path is so short that it passes through several registers during the same clock cycle.
- **Max delay violations** are a result of a slow data path, including the registers, t_{su} therefore it is often called the "Setup" path.
- **Min delay violations** are a result of a short data path, causing the data to change before the t_{hold} has passed, therefore it is often called the "Hold" path.

Static Time Analysis

Setup (Max) Constraint



- After the clock rises, it takes t_{cq} for the data to propagate to point A.
- Then the data goes through the delay of the logic to get to point B.
- The data has to arrive at point B, t_{su} before the next clock.

$$T > t_{CQ} + t_{logic} + t_{SU}$$

$$T + \delta_{skew} > t_{CQ} + t_{logic} + t_{SU} + \delta_{margin}$$

Setup Slack = Data Required Time – Data Arrival Time

- **Positive Slack : No Timing Violation**
- **Negative Slack : Timing Violation**


Static Time Analysis

Hold (Min) Constraint

Hold problems occur due to the logic changing before t_{hold} has passed.

This is not a function of cycle time – it is relative to a single clock edge!

- The clock rises and the data at A changes after t_{cq} . The data at B changes t_{pd} (logic) later.
- Since the data at B had to stay stable for t_{hold} after the clock (for the second register), the change at B has to be at least t_{hold} after the clock edge.




$$t_{CQ} + t_{logic} > t_{hold}$$

$$t_{CQ} + t_{logic} - \delta_{margin} > t_{hold} + \delta_{skew}$$

Hold Slack = Data Arrival Time – Data Required Time

- Positive Slack : No Timing Violation
- Negative Slack : Timing Violation

Static Time Analysis



Setup slack = Min. Clock Path Delay - Max. Data Arrival Time


$$\begin{aligned}
 &= (15 \text{ ns} + 2 \text{ ns} + 5 \text{ ns} + 2 \text{ ns} - 4 \text{ ns}) - (2 \text{ ns} + 11 \text{ ns} + 2 \text{ ns} + 9 \text{ ns} + 2 \text{ ns}) \\
 &= 20 \text{ ns} - 26 \text{ ns} = -6 \text{ ns} \quad : \text{ Setup Time Violation.}
 \end{aligned}$$

Hold time slack = Min. Data Arrival Time - Max. Clock Path Delay

$$\begin{aligned}
 &= (1 \text{ ns} + 9 \text{ ns} + 1 \text{ ns} + 6 \text{ ns} + 1 \text{ ns}) - (3 \text{ ns} + 9 \text{ ns} + 3 \text{ ns} + 2 \text{ ns}) - \\
 &= 18 \text{ ns} - 17 \text{ ns} = +1 \text{ ns} \quad : \text{ No Hold Time Violation.}
 \end{aligned}$$

Timing Constraints of a Sequential Circuit

Maximum Clock Frequency




$$t_{pFF} + t_{pComb} + t_{setup} < T$$

Static Time Analysis

Given the data setup time of the flop is 6ns, the hold time of the flop is 2ns, and the clock to Q delay is given as 10ns.

- Calculate the minimum clock period required to handle the circuit by drawing a digital logic circuit for function clock frequency divided by 2.
- Also determine the status of hold time violation and give a proper reason.



$$T_{\text{minimum}} \geq T_{\text{setup_time}} + T_{\text{clock_Q}} + \text{dly}$$

$$T_{\text{minimum}} \geq 6\text{ns} + 10\text{ns} + 0$$

$$T_{\text{minimum}} \geq 16\text{ns}$$

$$f_{\text{maximum}} = 1/16\text{ns} = 62.5\text{MHz} \text{ is the maximum possible frequency of operation}$$

$$T_{\text{hold_time}} \leq T_{\text{clock_Q}} + \text{delay}$$

$$2\text{ns} \leq 10\text{ns} + 0$$

$$2\text{ns} \leq 10\text{ns} \text{ No Hold Time Violation}$$

Thank you

sanjayvidhyadharan.in