VLSI Architecture

Lecture 10: Timing Signals

Instruction Set Example, Instruction Timing State, Instruction Execution with No Overlap, Instruction Execution with Overlap, Timing Signals, Ring Counter, Counter with Decoder, Johnson Counter, Four-Phase Clocks, Two-level control store (organization), Exceptions, Interrupts, internal interrupts, external interrupts, Immediate Interrupt, Deferred Interrupt

Lesson Intro Video

Lecture 9: Flowcharts to Datapath Control Design (Prev Lesson)
(Next Lesson) Lecture 11: Pipelined Architecture
Back to VLSI Architecture

No Comments

Give a comment