CISC vs. RISC, ALU Design, Microprocessor Design, Example of Instruction Decoding, Steps for executing instruction, Flowchart Method, Flowchart Objectives, The inputs required for the flow chart, Instruction set summary, Execution unit specification, Min Instruction Format, Min Instruction Set
VLSI Architecture
Course Curriculum
- Lecture 1: Introduction to VLSI Architecture55 mins
- Lab 1: Implementation of Majority Circuit in Xilinx ISE26 mins
- Lecture 2: Microprocessor Architecture54 mins
- Lab 2: Implementation of Adders in Xilinx ISE Verilog Data Flow Level Modeling20 mins
- Lecture 3: Computer Arithmetic Algorithms and Implementations53 mins
- Lab 3: Initialization in Verilog using XILINX ISE E17 mins
- Lecture 4: Instruction Set Architecture and MIPS Instructions1 hour 8 mins
- Lab 4: Handling multi-bit data and Concatenation in Verilog24 mins
- Lecture 5: ALU Design and Microprocessor Design46 mins
- Lab 5: Decoder and Full Adder Design using Verilog in Xilinx14 mins
- Lecture 6: Hardware Flow Chart Part-11 hour 8 mins
- Lab 6: Multiplexer Design using Verilog in Xilinx16 mins
- Lecture 7: Hardware Flow Chart-Part-253 mins
- Lab 7: Applications of Decoder, Encoder, and Multiplexer in Xilinx Verilog24 mins
- Lecture 8: Hardware Flowcharts Part-347 mins
- Lab 8: Sequential Circuit Design using Flip-flops in Xilinx16 mins
- Lecture 9: Flowcharts to Datapath Control Design44 mins
- Lecture 10: Timing Signals51 mins
- Lecture 11: Pipelined Architecture1 hour 1 min
Teacher
Sanjay Vidyadharan
Role : Professor
- Website : https://universe.bits-pilani.ac.in/pilani/vidhyadharan/Profile
- Experience : 25 Years
- Specialist in : Electronics and Electrical Engineering
No Comments