VLSI Architecture

Gate Level Model of Mux in Verilog, Data-flow Model of Mux in Verilog, Implementation of Full Adder using MUX.