![[ICO]](/icons/blank.gif) | Name | Last modified | Size | Description |
|---|
|
|---|
![[PARENTDIR]](/icons/back.gif) | Parent Directory | | - | |
![[ ]](/icons/layout.gif) | DD_Lab_Expt_10_Sequential Circuits in Verilog.pdf | 2020-10-27 01:22 | 298K | |
| DD _Lab_9_Combinational Circuit Design using Decoders and Multiplexers in Xilinx .pdf | 2020-10-25 08:43 | 217K | |
| DD _Lab_8_Sequential_Circuit Design_with D anfd JK Flip_flop.pdf | 2020-10-25 06:23 | 313K | |
| DD _Lab_7_Combinational_Circuit Design_using_Decoders_and_Multiplexers.pdf | 2020-10-03 05:11 | 151K | |
| DD _Lab6_Data_flow_modelling in Verilog and Implementation of BCD Adder in Xilinx ISE.pdf | 2020-10-01 12:09 | 228K | |
| DD _Lab5_Data_flow_modelling in Verilog and Implementation of Adders in Xilinx ISE.pdf | 2020-10-01 12:08 | 501K | |
| DD_Lab4_Introduction to Verilog and Implementation of Majority Circuit in Xilinx ISE.pdf | 2020-08-10 13:12 | 2.7M | |
| DD_Lab3_4_bit_Adder and BCD_Adder with LT Spice uising 74XX Series TTL Gates.pdf | 2020-08-07 12:30 | 324K | |
| DD_Lab2_Parity_Gen and Adders with LT Spice uising 74XX Series TTL Gates.pdf | 2020-08-07 12:30 | 265K | |
| DD_Lab1_Introduction to LT SPICE and Circuits with 74XX Series TTL Gates.pdf | 2020-08-06 14:05 | 630K | |
| 1. verilog_syntax.pdf | 2020-10-25 13:59 | 39K | |
|
|---|