Digital Design Lab

Lab 4 : Introduction to Verilog and Implementation of Majority Circuit in Xilinx ISE

Gate Level Modelling, Verilog Code, Three-bit Majority Circuit, Parity Encoder, Gray to Binary code.

Lesson Intro Video

Lab 3 : Four-Bit Parallel Adder & BCD Adder in LT SPICE (Prev Lesson)
(Next Lesson) Lab 5 : Dataflow Modelling and Implementation of Adders in Xilinx ISE
Back to Digital Design Lab

No Comments

Give a comment