Verilog Conditional Statements, The Decoder, Odd Parity Generator using a Decoder. The Multiplexer, Multiplexer based Full Adder, Parity Generator with Mux, Full Adder with Decoder.
Digital Design Lab
Teacher
- Website : https://universe.bits-pilani.ac.in/pilani/vidhyadharan/Profile
- Experience : 25 Years
- Specialist in : Electronics and Electrical Engineering
No Comments