NAND, NOR and FULL Adder design in LT SPICE using TSMC 180 nm CMOS devices. Transitor Sizing in NAND, NOR and Full Adder.
VLSI Design Using LT SPICE
Course Curriculum
- Lesson 1: Basics of LT SPICE1 hour 29 mins
- Lesson 1: Introduction to CMOS57 mins
- Demonstration 1: Importing TSMC 180 nm CMOS technology file into LT SPICE16 mins
- Demonstration 2: TSMC 180 nm NMOS Characterization Transfer Characteristics & Output Characteristics in LT Spice
- Lesson 2: Inverter Design48 mins
- Demonstration 3: VCO Design9 mins
- Lesson 3: Static CMOS Design29 mins
- Demonstration 4: D-Latch Design12 mins
- Lesson 4: Dynamic and Domino CMOS Design26 mins
- Lesson 5: Pass Transistor Logic Design22 mins
- Lesson 6: SRAM Design29 mins
Teacher
Sanjay Vidyadharan
Role : Professor
- Website : https://universe.bits-pilani.ac.in/pilani/vidhyadharan/Profile
- Experience : 25 Years
- Specialist in : Electronics and Electrical Engineering
No Comments