


# VLSI Design Using LT SPICE

## Static CMOS Design

**Wing Commander (Retd.) Dr. Sanjay Vidhyadharan**  
**Dept. of EEE (WILP)**  
**BITS Pilani**




# STATIC CMOS



# STATIC CMOS

A	B	Out
0	0	1
0	1	1
1	0	1
1	1	0

Truth Table of a 2 input NAND gate



PDN By Taking complementary of the Required Function =  $A \cdot B$



PUP By Taking the Function Directly =  $A' + B'$

(Inversion of Function Taken care of by PMOS)

AND Implemented by Series Connection

OR Implemented by Parallel Connection

# STATIC CMOS



A	B	Output
0	0	1
0	1	0
1	0	0
1	1	0

PUN By Taking complementary of the Required Function =  $A+B$


PUP By Taking the Function Directly =  $A' \cdot B'$

(Inversion of Function Taken care of by PMOS)

AND Implemented by Series Connection

OR Implemented by Parallel Connection


# STATIC CMOS



$$Y' = A(D+E) + BC$$

# Full Adder

Inputs			Outputs	
A	B	C <sub>in</sub>	Sum	Carry
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1




$$\text{Carry}(CY) = AB + BC + AC$$

$$\text{Sum}(S) = \bar{A}\bar{B}C + A\bar{B}\bar{C} + \bar{A}B\bar{C} + ABC$$

$$\left. \begin{array}{l} CY = AB + C(A + B) \\ S = \bar{C}(A + B + C) + ABC \end{array} \right\} \begin{array}{l} \text{Simplified} \\ \text{Expressions} \end{array}$$

# Full Adder




$$\text{Carry}(CY) = AB + BC + AC$$

$$\text{Sum}(S) = \bar{A}\bar{B}C + A\bar{B}\bar{C} + \bar{A}B\bar{C} + ABC$$

$$\left. \begin{aligned} CY &= AB + C(A + B) \\ S &= \bar{C}\bar{Y}(A + B + C) + ABC \end{aligned} \right\} \begin{array}{l} \text{Simplified} \\ \text{Expressions} \end{array}$$

# Full Adder





---

**Thankyou**

sanjayvidhyasadhan.in