Digital VLSI

Home Digital VLSI Importing Stanford University CNFET model into Cadence Virtuoso

Importing Stanford University CNFET model into Cadence Virtuoso

15 mins

Digital VLSI

This video demonstrates the procedure to import Stanford University CNFET model into Cadence Virtuoso

Lesson Intro Video

Importing CMOSS 60 nm, 45 nm, 22nm, 16nm, 10 nm, and 7nm Technology Files into LT SPICE (Prev Lesson)
(Next Lesson) Measurement of Power and Delay Analysis of CMOS digital Circuits in Cadence.
Back to Digital VLSI

No Comments

Give a comment

Course Curriculum

Teacher
Sanjay Vidyadharan
Role : Professor
Read More