Lecture 22: Registers 27 mins Digital Design Serial Transfer, Parallel Transfer, Parallel Load 4 Bit Register, Shift Register, Data Encryption, Pseudo-Random Series. Lecture_22_RegistersDownload Lesson Intro Video Lecture 21: State Table Reduction & Implication Chart (Prev Lesson) (Next Lesson) Lecture 23: Synchronous Counters Back to Digital Design No Comments Give a comment Cancel replyYou must be logged in to post a comment.
No Comments