Testability of VLSI

Lecture 5: Fault Simulation

By Dr. Sanjay Vidhyadharan

ELECTRICAL

ELECTRONICS

COMMUNICATION

Fault Simulation



8/20/2023

Fault Simulation

Steps Involved in Automatic Test pattern generation

ELECTRONICS

1. Fault Sensitization : Driving a node with a stuck at fault with complementary signal by appropriately selecting the input vector.

2. Fault Propagation : Affect of the fault needs to be propagated to one of the primary outputs.

3. Line Justification : Determination of the values at primary inputs so that fault sensitization and propagation are successful.

COMMUNICATION

SPJ is a lengthy process needs to be done for fault separately, but we can get 100% fault coverage of detectable faults.

8/20/2023

ELECTRICAL

Fault Simulation



RTP is a very fast process, detects multiple faults in each run, but we may not get **100%** fault coverage of **detectable faults**.

COMMUNICATION

ELECTRONICS

8/20/2023

ELECTRICAL

Algorithms for Fault Simulation



The block C() is the fault-free circuit and blocks C(f1) through C(fn) are copies of the same circuit with faults f1 through fn. The same vectors are applied to all blocks and the outputs of the faulty circuits are compared in the comparators shown as *Comp. Event Driven can save time as one circuit to other not much change*

When fault fn is detected for the first time by vector 35, the simulation of block C(fn) is suspended beyond that vector. This procedure, known as *fault dropping*, considerably speeds up the fault simulation process.

8/20/2023

ELECTRICAL

ELECTRONICS

Algorithms for Fault Simulation



ELECTRONICS

Fault dropping considerably speeds up the fault simulation process . Max time for Algorithm is M(n+1), M is max total test vectors of each block, n is number of faults. While testing only n vectors max required, Algorithm finds those n vectors. Could be less than n as multiple faults can be detected by a same vector.

COMMUNICATION

8/20/2023

Inserting Faults



Each faut site to be modeled as above and in test bench values of M_Z and M_0 are be set for different runs

COMMUNICATION

8/20/2023

ELECTRICAL

ELECTRONICS

Serial Fault Simulation



COMMUNICATION

8/20/2023

ELECTRICAL

ELECTRONICS

INSTRUMENTATION

Serial Fault Simulation



Pat. #	Input			Internal					Output		
	A	B	C	E	F	L	J	H	Kgood	K _f	Kg
P1	0	1	0	1	1	1	0	0	1	0	1
P2	0	0	5	1	1	1	0	0	1	0	1
<i>P3</i>	1	0	0	0	0	0	1	0	0	0	1

8/20/2023

Serial Fault Simulation

COMMUNICATION

Advantages:

Easy to implement Ability to handle a wide range of fault models (stuck-at, delay, Br, ...) Very fast combinational simulation

Disadvantages:

Many simulation runs required CPU time prohibitive for VLSI circuits

8/20/2023

ELECTRICAL

Parallel Fault Simulation

The idea of parallel fault simulation is to use the bit-parallelism of logical operations in a digital computer. For a 32-bit machine word, an integer consists of a 32-bit binary vector. A logical AND or OR operation involving two words performs simultaneous AND or OR operations on all respective pairs of bits.



Parallel Fault Simulation



Max Number of Simulations Required

= Mn/(w-1) w is CPU word size,

We can assume the parallel process is faster than serial by approx. w times.

8/20/2023 https://www.youtube.com/watch?v=eLUhlph4VCQ

INSTRUMENTATION

ELECTRICAL

ELECTRONICS

Parallel Fault Simulation

COMMUNICATION

Advantages:

A large number of faults are detected by each pattern when simulating the beginning of test sequence.

Disadvantages:

Only applicable to the unit or zero delay models Faults cannot be dropped unless all (w-1) faults are detected

ELECTRONICS

8/20/2023

ELECTRICAL

All signal values in each faulty circuit are deduced from the fault-free circuit values and the circuit structure. Since the circuit structure is the same for all faulty circuits, all deductions are carried out simultaneously. Thus, a deductive fault simulator processes all faults in a single pass of true-value simulation augmented with the deductive procedures. This gives the deductive simulators a tremendous speed, but only when the modeling conditions can be satisfied.

https://www.youtube.com/watch?v=zTLI2i69tKQ

COMMUNICATION

8/20/2023

ELECTRICAL

ELECTRONICS



	Inputs		Output			
Gate Type	а	b	с	O/P Fault List		
AND	0	1	0	$(La \cap \overline{Lb}) \cup c1$		

https://www.youtube.com/watch?v=zTLI2i69tKQ

8/20/2023

20



Inputs		Output	
а	b	С	O/P Fault List
0		0	$(La \cap \overline{Lb}) \cup c1$
1	0	0	$(Lb \cap \overline{La}) \cup c1$
	a 0 1	a b 0 1 1 0	a b c 0 1 0 1 0 0

https://www.youtube.com/watch?v=zTLI2i69tKQ

8/20/2023

COMMUNICATION



	Inputs		Output	
Gate Type	а	b	с	O/P Fault List
AND	0	9	0	$(La \cap \overline{Lb}) \cup c1$
AND	4	0	0	$(Lb \cap \overline{La}) \cup c1$
AND S	0	0	0	$(La \cap Lb) \cup c1$

8/20/2023

https://www.youtube.com/watch?v=zTLI2i69tKQ

ELECTRICAL

ELECTRONICS



	Inputs		Output	
Gate Type	а	b	с	O/P Fault List
AND	0	1	0	$(La \cap \overline{Lb}) \cup c1$
AND	1	0	0	$(Lb \cap \overline{La}) \cup c1$
AND 😏	0	0	0	$(La \cap Lb) \cup c1$
AND	1	1	1	$(La \cup Lb) \cup c0$

8/20/2023

https://www.youtube.com/watch?v=zTLI2i69tKQ

ELECTRICAL

ELECTRONICS

COMMUNICATION



	Inputs		Output	
Gate Type	а	b	с	O/P Fault List
AND	0		0	a1, c1
AND	4	0	0	b1, c1
AND 😏	0	0	0	c1
AND	1	1	1	a0, b0, c0

COMMUNICATION

8/20/2023

ELECTRICAL

https://www.youtube.com/watch?v=zTLI2i69tKQ

ELECTRONICS



8/20/2023

20



	Inputs		Output	
Gate Type	а	b	с	O/P Fault List
AND	0	9	0	$(La \cap \overline{Lb}) \cup c1$
AND	4	0	0	$(Lb \cap \overline{La}) \cup c1$
AND 😏	0	0	0	$(La \cap Lb) \cup c1$
AND	1	1	1	$(La \cup Lb) \cup c0$

8/20/2023



	Inputs		Output	
Gate Type	а	b	с	O/P Fault List
AND	0	9	0	$(La \cap \overline{Lb}) \cup c1$
AND	4	0	0	$(Lb \cap \overline{La}) \cup c1$
AND 😏	0	0	0	$(La \cap Lb) \cup c1$
AND	1	1	1	$(La \cup Lb) \cup \ c0$

8/20/2023



Single Vector Simulation will give what are the faults which can be detected and what should be the correct expected result. 23

ELECTRICAL EL

ELECTRONICS

COMMUNICATION



Advantages:

Very efficient Simulate all faults in one pass

Disadvantages:

Not easy to handle unknowns Only for zero-delay timing model Potential memory management problem

It can handle various types of circuit models, faults, signal states, and timing models. It basically extends the event-driven simulation method to the simulation of faults in the most efficient way and faster. Data from previous simulation is retained.



ELECTRICAL

ELECTRONICS

COMMUNICATION

INSTRUMENTATION

Simulate only differential parts of whole circuit Event-driven simulation with fault-free and faulty circuits simulated altogether Concurrent fault list for each gate Consist of a set of bad gates Fault index & associated gate I/O values Initially only contains local faults

Fault propagate from previous stage

ELECTRONICS

8/20/2023

Good event

Events that happen in good circuit

Affect both good gates and bad gates

Bad event

Events that occur in the faulty circuit of corresponding fault

Affect only bad gates

Diverge

Addition of new bad gates

Converge

Removal of bad gates whose I/O signals are the same as corresponding good gates

8/20/2023



8/20/2023

ELECTRICAL

ELECTRONICS



8/20/2023

ELECTRONICS



ELECTRICAL

Advantages

Efficient

Faults can be simulated in any modeling style or detail supported in truevalue simulation (offers most flexibility.) Faster than other methods

COMMUNICATION

Disadvantages

Potential memory problem Size of the concurrent fault list changes at run time

ELECTRONICS

8/20/2023

ELECTRICAL

Comparison of Fault Simulation Techniques

Speed

Serial fault simulation: slowest

Parallel fault simulation: O(n3), n: num of gates

Deductive fault simulation: O(n2)

Concurrent fault is faster than deductive fault simulation

Memory usage

Serial fault simulation, parallel fault simulation: no problem Deductive fault simulation: dynamic allocate memory and hard to predict size Concurrent fault simulation: more severe than deductive fault simulation

8/20/2023

ELECTRICAL

Roth's TEST-DETECT Algorithm

The circuit is simulated for a vector in the true-value mode. This determines the states of all lines. Next, faults are analyzed one at a time to determine which faults are detected by the presently simulated vector. The analysis is based on Roth's *D*-calculus that allows a composite representation of a signal in the fault-free and faulty circuits.



In Roth's *D*-calculus D = (1,0) and D'=(0,1). D algebra will be covered in subsequent classes.

8/20/2023

COMMUNICATION

References

 "Essentials of Electronic Testing, for Digital, Memory and Mixed-Signal VLSI Circuits", Michael L. Bushnell and Vishwani D. Agrawal, – Kluwer Academic Publishers (2000).

 Video lectures by Professor James Chien-Mo Li
Lab. of Dependable Systems Graduate Institute of Electronics Engineering National Taiwan University
https://www.youtube.com/watch?v=yfcoKOUV5DM&list=PLvd8d-SyI7hjk_Ci0zpTqImAtpEjdK5JF&index=1

ELECTRICAL

ELECTRONICS

3. NPTEL Lectures https://www.youtube.com/watch?v=M8VEEaYwlQ&list=PLbMVogVj5nJTClnafWQ9F K2nt3cGG8kCF&index=31

COMMUNICATION



COMMUNICATION

ELECTRICAL

ELECTRONICS