

INSTRUMENTATION

Advanced VLSI Design: 2023-24 Lecture 5 Static Timing Analysis

By Dr. Sanjay Vidhyadharan

ELECTRICAL ELECTRONICS

Timing Constraints of a Flip-flop



Clock Skew and Jitter

Clock skew (sometimes called timing **skew**) is a phenomenon in synchronous digital circuit systems (such as computer systems) in which the same sourced **clock** signal arrives at different components at different times. Cause : Wires , Buffers etc

Clock Jitter: Sometimes some external sources like noise, voltage variations may cause to disrupt the natural periodicity or frequency of the clock. This deviation from the natural location of the clock is termed to be clock jitter.

COMMUNICATION

Clock Uncertainty = Clock Jitter + Clock Skew

ELECTRONICS

8/19/2023

ELECTRICAL

Timing Constraints of a Flip-flop

COMMUNICATION



ELECTRONICS

8/19/2023

ELECTRICAL

Timing Constraints of a Flip-flop



COMMUNICATION

8/19/2023

ELECTRICAL

ELECTRONICS

Clock Skew

The Difference in arrival of clock at two consecutive pins of a sequential element.



Sources of skew:

- •Wire mismatch (Clock interconnect length)
- •Differences in input capacitance on the clock
- •Varying number of Buffers input interconnect length

8/19/2023

Clock Skew

Positive skew: if the capture clock comes late than the launch clock.



8/19/2023

Clock Skew

Negative skew: : if the capture clock comes early than the launch clock.



Negative skew: launch clock reach early than capture clock

8/19/2023

There are two main problems that can arise in synchronous logic:

- Max Delay: The data doesn't have enough time to pass from one register to the next before the next clock edge.
- Min Delay: The data path is so short that it passes through several registers during the same clock cycle.
- Max delay violations are a result of a slow data path, including the registers, t_{su} therefore it is often called the "Setup" path.

ELECTRONICS

Min delay violations are a result of a short data path, causing the data to change before the t_{hold} has passed, therefore it is often called the "Hold" path.

8/19/2023

ELECTRICAL



> After the clock rises, it takes t_{cq} for the data to propagate to point A.

- \succ Then the data goes through the delay of the logic to get to point B.
- > The data has to arrive at point B, t_{su} before the next clock.

$$T > t_{CQ} + t_{\rm logic} + t_{SU}$$

$$T + \delta_{\rm skew} > t_{CQ} + t_{\rm logic} + t_{SU} + \delta_{\rm margin}$$

Setup Slack = Data Required Time – Data Arrival Time

COMMUNICATION

Positive Slack : No Timing Violation

Negative Slack : Timing Violation

ELECTRONICS

8/19/2023

ELECTRICAL

Hold (Min) Constraint

Hold problems occur due to the logic changing before t_{hold} has passed. This is not a function of cycle time – it is relative to a single clock edge!

- The clock rises and the data at A changes after t_{cq} . The data at B changes t_{pd} (logic) later.
- Since the data at B had to stay stable for t_{hold} after the clock (for the second register), the change at B has to be at least t_{hold} after the clock edge.



Launch Path

- Launch path is launch clock path which is responsible for launching the data at launch flip flop

Capture Path

- Capture path is capture clock path which is responsible for capturing the data at capture flip flop

Arrival Time

Launch path and data path together constitute arrival time of data at the input of capture flip-flop

Required Time

- Capture clock period and its path delay together constitute required time of data at the input of capture register

COMMUNICATION

ELECTRICAL

ELECTRONICS



Setup slack = Min. Clock Path Delay - Max. Data Arrival Time = (15 ns + 2ns + 5 ns + 2 ns - 4 ns) - (2 ns + 11 ns + 2 ns + 9 ns + 2 ns)= 20 ns - 26 ns = -6 ns : Setup Time Violation.

COMMUNICATION

Hold time slack = Min. Data Arrival Time - Max. Clock Path Delay = (1 ns + 9 ns + 1 ns + 6 ns + 1 ns) - (3 ns + 9 ns + 3 ns + 2 ns)= 18 ns - 17 ns = + 1 ns: No Hold Time Violation.

ELECTRONICS

8/19/2023

ELECTRICAL

13



Setup slack = Min. Clock Path Delay - Max. Data Arrival Time = (15 ns + 2ns + 5 ns + 2 ns + 6 ns - 4 ns) - (2 ns + 11 ns + 2 ns + 9 ns + 2 ns)= 20 ns - 26 ns = 0ns : Setup Time Violation.

COMMUNICATION

Hold time slack = Min. Data Arrival Time - Max. Clock Path Delay = (1 ns + 9 ns + 1 ns + 6 ns + 1 ns) - (3 ns + 6 ns + 9ns + 3 ns + 2)ns) = 18 ns - 23 ns = -5ns : Hold Time Violation.

ELECTRONICS

ELECTRICAL

Timing Constraints of a Sequential Circuit

COMMUNICATION



ELECTRONICS

8/19/2023

ELECTRICAL

15

Given the data setup time of the flop is 6ns, the hold time of the flop is 2ns, and the clock to Q delay is given as 10ns.

a. Calculate the minimum clock period required to handle the circuit by drawing a digital logic circuit for function clock frequency divided by 2.

b. Also determine the status of hold time violation and give a proper reason.



Due to manufacturing limitations in the technology same cells show different delays and output transition times **at different locations** and different **instances of time** which is termed as on-chip variation or OCV in STA

The tool minimizes all the timing parameters that improve the timing slack by using early/fast models while for all the elements that degrade the slack the delay is maximized by using the late/slow model.

Assuming that the technology benchmark for OCV variations is +/-10%, So the launch path gets 10% faster for hold and 10% slower for setup while the converse happens with the capture path.

8/19/2023

ELECTRICAL



Setup Slack = $[100(T) + 10(C1) + 30(B1 - B3) - 30(t_{setup})]$ [10(C1) + 10(A1) + 50(FF1) + 20(G1)] = 20 ps

ELECTRONICS

Hold Slack = [10(C1) + 10(A1) + 50(FF1) + 20(G1)] $-[10(C1) + 30(B1 - B3) + 20(t_{hold})] = 30 \text{ ps}$

8/19/2023

ELECTRICAL



Setup Slack = { $100(T) + [10(C1) + 30(B1 - B3)] * 0.9 - 30(t_{setup})$ } $-\{[10(C1) + 10(A1) + 50(FF1) + 20(G1)] * 1.1\} = \cdots \dots$

Hold Slack = {[10(C1) + 10(A1) + 50(FF1) + 20(G1)] * 0.9}

 $-\{[10(C1) + 30(B1 - B3)] * 1.1 + 20(t_{hold})]\} = \cdots$ ps

8/19/2023

ELECTRICAL

19



Launch path is $c1 \rightarrow c2 \rightarrow c3 \rightarrow CP$ -to-Q of FF1 $\rightarrow c5 \rightarrow FF2/D$ (setup=1 ns) Max Data Arrival Time=1+1+1+1+1=6ns

The capture path is *c1->c2->c4->FF2/CP*

ELECTRICAL

Min Clock Arrival Time=0.8+0.8+0.8+0.8+T

CPPR Adjustment 0.4 (Assuming only Process Variation)

ELECTRONICS

Mathematically this statement is only correct for paths being launched and captured at the same edge or commonly known as zero-cycle checks like default hold or zero cycle setup checks, as there is also a minor temporal component involved in variation of cells i.e. a cell will not always have same delay arcs at different instances of time.

COMMUNICATION

8/19/2023 Source: https://vlsi.pro/common-path-clock-reconvergence-pessimism-removal/



Clock reconvergence pessimism: 1.4ns

ELECTRICAL

ELECTRONICS

8/19/2023 Source: https://vlsi.pro/common-path-clock-reconvergence-pessimism-removal/

COMMUNICATION



Setup Slack = (20 + 2 + 2 - 3) - (3+3+6+4+3) = 2 ns (No Violation) Without CPPR Setup Slack = (20 + 2 + 2 - 3) - (2+2+6+4+3) = 4 ns (No Violation) With CPPR Hold Time Slack = (4 + 3+2) - (3+3+2) = 1 ns (No Violation) T Min = T - Slack = 20-2 = 18 ns Max Freq = 1/18 GHz

8/19/2023

The timing arc means a path from each input to each output of the cell.



COMMUNICATION

8/19/2023

ELECTRICAL

ELECTRONICS



ELECTRICAL

ELECTRONICS



8/19/2023

COMMUNICATION



 $OUT = !(D + A \bullet (B + C))$

- Total Wp=21 (less area, intrinsic cap)
- Worst case path resistance:

•
$$Rp_{eff} = \beta(1/6 + 1/6 + 1/6)$$

= 2 X (1/2) = 1

(same as for an inverter)

Shortest path resistance:

$$Rp_{eff} = \beta(1/3 + 1/6) = 2 X (1/2) = 1$$

Best case pull up resistance:

• $\operatorname{Rp}_{eff} = \beta [((1/6 + 1/6) || (1/3)) + 1/6]$ = $\beta [1/6 + 1/6] = (1/3)\beta = 0.66$

(even better than shortest path first sizing!) Creates larger disparity in delays as a function of inputs

8/19/2023

ELECTRONICS

COMMUNICATION

- Contamination delay (t_{cd}): minimum delay
- Propagation delay (t_{pd}): maximum delay





Symbol	Parameter	Conditions	25 ℃			-40 °C to +125 °C		Unit
		(n)	Min	Тур	Max	Max (85 °C)	Max (125 °C)	
74HC00		· • •						-
t _{pd}	propagation delay	nA, nB to nY; see Figure 6 [1]		-				
		V _{CC} = 2.0 V	-	25		115	135	ns
		V _{CC} = 4.5 V	-	9		23	27	ns
		V _{CC} = 5.0 V; C _L = 15 pF	E.	7		-	-	ns
		V _{CC} = 6.0 V	-	7	-	20	23	ns

COMMUNICATION

Heavy dependence on voltage and temperature!

ELECTRONICS

8/19/2023

ELECTRICAL



ELECTRICAL

Unateness of ARCS

Positive unate: If a rising transition on the input gives the output to rise and falling transition on the input gives the output to fall i.e. there is no change in transition of input and output then that timing arc is called positive unate.



Unateness of ARCS

Negative unate: If a rising transition on the input gives the output to fall and falling transition on the input gives the output to rise i.e. there is a change in transition of input and output then that timing arc is called negative unate.



COMMUNICATION

ELECTRONICS

ELECTRICAL

Unateness of ARCS

Non-unate: The output transition cannot be determined by not only the direction of an input but also depends on the state of the other inputs.

Example: XOR, XNOR gate



8/19/2023



COMMUNICATION

Calculation: Delay in Path1 : 5+6=11ns, Delay in Path2: 6+2+5+6=19ns, So Max Delay = 19ns - Path2 - Longest Path - Worst Path Min Delay = 11ns - Path1 - Smallest Path - Best Path

ELECTRONICS

8/19/2023

ELECTRICAL

33



Information2:

	UOR4	UNAND6	UNAND0	UBUF2	UOR2
Rise Delay (ns)	5	6	4	1	1
Fall Delay (ns)	6	7	3	1	1

Calculation:

ELECTRONICS

Delay in Path1 :Rise Delay : 5+6=11ns,
Rise Delay : 4+1+1+6=12ns,Fall Delay: 6+7=13nsDelay in Path2:Rise Delay : 4+1+1+6=12ns,
SoFall Delay: 3+1+1+7=12nsSoMax Delay = 13ns -Path1 (Fall Delay)Min Delay = 11ns - Path1 (Rise Delay)

8/19/2023



Information3:

Library	Delay	UOR4	UNAND6	UNAND0	UBUF2	UOR2
1.16	Rise Delay (ns)	5	6	4	1	1
LIDIARY 1	Fall Delay (ns)	6		3	1	1
Library 2	Rise Delay (ns)	5.5	6.5	4.5	1.5	1.5
	Fall Delay (ns)	5.5	6.5	2.5	0.5	0.5

Calculation:

For Library1:

```
Delay in Path1:
                    Rise Delay : 5+6=11ns,
                                                  Fall Delay: 6+7=13ns
Delay in Path2:
                    Rise Delay : 4+1+1+6=12ns,
                                                   Fall Delay: 3+1+1+7=12ns
For Library2:
Delay in Path1:
                    Rise Delay : 5.5+6.5=12ns,
                                                      Fall Delay: 5.5+6.5=14ns
Delay in Path2:
                    Rise Delay : 4.5+1.5+1.5+6.5=14ns,
                                                          Fall Delay: 2.5+0.5+0.5+6.5=10ns
So
Max Delay = 14ns- Path1(Fall Delay)/Path2(Rise Delay)
Min Delay = 10ns - Path2(Fall Delay)
```

8/19/2023

ELECTRICAL

ELECTRONICS

COMMUNICATION

Path Based Delay



Path A-Y Max Delay = 2+12+2+13+3+6 = 38 ps Min Delay = 1+10+1+11+2+5=30

Path B-Y Max Delay = 2+14+2+13+3+6 = 40 ps Min Delay = 1+12+1+11+2+5=32

COMMUNICATION

Path C-Y Max Delay =
$$4+15+3+6 = 28$$
 ps Min Delay = $2+13+2+5=22$

ELECTRONICS

8/19/2023

ELECTRICAL

Path Based Delay vs. Graph Based Delay



GBM Path A-Y Max Delay = 2+14+2+15+3+6 = 42 ps Min Delay = 1+10+1+11+2+5=30**8/19/2023 37**

ELECTRICAL

ELECTRONICS

Path Based Delay vs. Graph Based Delay



Path B-Y Max Delay = 2+14+2+13+3+6 = 40 ps Min Delay = 1+12+1+11+2+5=32

GBM Path B-Y Max Delay = 2+14+2+15+3+6 = 42 ps Min Delay = 1+10+1+11+2+5=308/19/2023 38

ELECTRICAL

ELECTRONICS

Path Based Delay vs. Graph Based Delay



GBM Path A-Y Max Delay = 2+14+2+15+3+6 = 42 ps Min Delay = 1+10+1+11+2+5=308/19/2023 39

ELECTRICAL

ELECTRONICS

Advanced On-Chip Variation

AOCV

In AOCV derate is applied on each cell based **on path depth and distance** of the cell in the timing path and it also varies with cell type and drive strength of the cell.



Courtesy : Synopsys AppNote

INSTRUMENTATION

ELECTRICAL ELECTRONICS

Advanced On-Chip Variation

Limitations of AOCV

ELECTRONICS

ELECTRICAL

- The AOCV's distance and depth-based derate factor works well for technology nodes over 40 nm, but we still need to make it better for nodes below that.
- POCV models timing as true statistical distributions —Delay/Transition/Constraint variation modeling
- In technology nodes 20nm and below, POCV is particularly efficient.

COMMUNICATION

Parametric On chip Variation

POCV

ELECTRICAL

- In POCV instead of applying the specific derate factor to a cell, cell delay is calculated based on delay variation (σ) of the cell.
- In other words, the instance delay is parameterized as a function of this random variable.

ELECTRONICS

COMMUNICATION INSTRUMENTATION

Parametric On chip Variation



ELECTRONICS COMMUNICATION

ELECTRICAL

Timing Constraints of a Sequential Module



44

INSTRUMENTATION

ELECTRONICS

8/19/2023

ELECTRICAL



8/19/2023

ELECTRICAL

Hold Slack and Hold Time are different Setup Slack cannot be calculated without Tclk

$$Max \ Freq < \frac{1}{5} GHz$$

ELECTRONICS

8/19/2023

ELECTRICAL

Solution is not to change hold time of module but to delay data bewtween FFs or delay clock of launch FF

COMMUNICATION

8/19/2023

ELECTRICAL

ELECTRONICS

Setup Slack indicates we can increase the frequency of operation

COMMUNICATION

8/19/2023

ELECTRICAL

ELECTRONICS

8/19/2023

COMMUNICATION

(i) Min T Clock = 6 (Tc-q FF1/FF2) + 5 (G3) + 5 (G1) + 3 (Setup FF1) = 19 ns (ii) Setup Time = 5 (G1) + 3 (Setup Time FF1) = 8 ns (iii) Hold Time = 2(Hold Time FF1) - 3(G1) = -1 ns

8/19/2023

8/19/2023

ELECTRONICS

COMMUNICATION