



Advanced VLSI Design: 2022-23

Lecture 11

Arithmetic Circuits: Part-1

By Dr. Sanjay Vidhyadharan


CMOS 28T Adder

A	B	Carry In	Sum	Carry out
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

$$\text{Carry}(CY) = AB + BC + AC$$

$$\text{Sum}(S) = \bar{A}\bar{B}C\bar{B}C + \bar{A}\bar{B}\bar{C} + \bar{A}B\bar{C} + ABC$$

$$\left. \begin{aligned} CY &= AB + C(A + B) \\ S &= \bar{C}\bar{Y}(A + B + C) + ABC \end{aligned} \right\} \begin{array}{l} \text{Simplified} \\ \text{Expressions} \end{array}$$



CMOS 28T Mirror Adder


BCi \ A	00	01	11	10
0	0	0	1	0
1	0	1	1	1

$$\text{Carry} = AB + BC + CA = AB + C(A + B)$$

$$\text{Pull - Down Network for Carry Bar} = AB + C(A + B)$$

$$\begin{aligned} \text{Pull - UP Network for Carry Bar} &= A'B' + B'C' + C'A' \\ &= A'B' + C'(A' + B') \end{aligned}$$

CMOS 28T Mirror Adder




10/22/2022

Carry Delay is 2 and Sum Gate Delay is 3

4

Full Adder

Multiplexer based FA



$$s_i = a_i \bar{b}_i \bar{c}_i + \bar{a}_i b_i \bar{c}_i + \bar{a}_i \bar{b}_i c_i + a_i b_i c_i = a_i \oplus b_i \oplus c_i$$


$$c_{i+1} = \bar{a}_i b_i c_i + a_i \bar{b}_i c_i + a_i b_i \bar{c}_i + a_i b_i c_i$$

Sum 2 Gate Delays

Carry 2 Gate Delays


CMOS XOR and XNOR

Matched 2-input XOR gate.




A	B	Y
0	0	0
0	1	1
1	0	1
1	1	0


2-input XNOR gate.




CMOS XOR




Transmission Gate XOR



Full Adder




Ripple Carry Adder




Delay of such an adder is $2N$ gate delays from C_{in} to C_{out}

Carry Bypass or Carry Skip Adder



Carry Bypass or Carry Skip Adder




Design N-bit adder using N/M equal length stages

e.g. $N = 16, M = 4$



What is the critical path?

$$t_p = t_{\text{setup}} + Mt_{\text{carry}} + (N/M - 1)t_{\text{bypass}} + Mt_{\text{carry}} + t_{\text{sum}}, \text{ i.e. } O(N)$$

Carry Ripple versus Carry Bypass



Carry Bypass or Carry Skip Adder




$$P = p_i \bullet p_{i+1} \bullet p_{i+2} \bullet \dots \bullet p_{i+k}$$


$$Delay = k * T_{Carry} + \left(\frac{N}{k} - 1\right) T_{Skip} + k * T_{Sum}$$

T_{Skip} = Generating P and one AND gate Delay

Carry Increment Adder




RCA - 64



CIA-16+8+8+8=40


Carry Look-Ahead Adder

1-bit CLA




Carry Look-Ahead Adder

CLA





CLLB




$$C_1 = G_0 + P_0 C_0$$

Carry Look-Ahead Adder




$$C_2 = G_1 + P_1 C_1$$

$$\begin{aligned} C_2 &= G_1 + P_1 (G_0 + P_0 C_0) \\ &= G_1 + P_1 G_0 + P_1 P_0 C_0 \end{aligned}$$



Carry Look-Ahead Adder



$$C_2 = G_1 + P_1 G_0 + P_1 P_0 C_0$$

$$C_1 = G_0 + P_0 C_0$$

Carry Look-Ahead Adder



$$C_1 = G_0 + P_0 C_0$$

$$C_2 = G_1 + P_1 G_0 + P_1 P_0 C_0$$

$$C_3 = G_2 + P_2 G_1 + P_2 P_1 G_0 + P_2 P_1 P_0 C_0$$


$$C_4 = G_3 + P_3 G_2 + P_3 P_2 G_1 + P_3 P_2 P_1 G_0 + P_3 P_2 P_1 P_0 C_0$$

Carry Look-Ahead Adder







3 Gate Delay for G_3
2 Gate Delay for P_3

4 Gate Delay for C_4
4 Gate Delay for S_3



Carry Look-Ahead Adder


8 Bit Full Adder



Delay = 4 + 4 = 8 Gate Delay for C₇
 = 4 + 4 = 8 Gate Delay for S₇

Carry Look-Ahead Adder

16 Bit Full Adder



Delay =
 = 3 = Delay in producing P_i, G_i
 = 5 = Delay in producing P_i^*, G_i^*
 = 5 = Delay in producing C_4, C_8, C_{12} ,
 = 7 = Delay in producing c_{15}
 = 8 = Delay in producing S_{15}

6 Delays for C_{16}


Carry Look-Ahead Adder


Delay of a k-bit Carry-Lookahead Adder

$$T_{\text{lookahead-adder}} = 4 \lceil \log_4 k \rceil$$


k	$T_{\text{lookahead-adder}}$	$T_{\text{ripple-carry-adder}}$
4	4	8
16	8	32
32	12	64
64	12	128
128	16	256
256	16	512

Carry Look-Ahead Adder







Manchester Carry Chain



Linear Carry-Select Adder



Square Root Carry-Select Adder



$$t_{add} = t_{setup} + M t_{carry} + (\sqrt{2N}) t_{mux} + t_{sum}$$

Square Root Carry-Select Adder

N Bit adder, M – Bits in First Stage , P – Number of Stages

$$N = M + (M + 1) + (M + 2) + (M + 3) + \dots + (M + P - 1)$$

$$N = MP + \frac{P(P - 1)}{2}$$

$$N = \frac{P^2}{2} + P\left(M - \frac{1}{2}\right)$$


$$M \ll N \text{ (e.g. } M = 2 \text{ and } N = 64)$$

$$N \approx \frac{P^2}{2}$$

Series: $a, a+d, a+2d, \dots, a+(n-1)d$

$$s_n = n/2(2a + (n-1)d)$$


Adder Delays - Comparison




Carry Save Adder

X: 1 0 0 1 : 9
Y: 1 0 0 1 : 9
Z: 1 0 1 1 : 11
S: 1 0 1 1
C: 1 0 0 1
Sum: 1 1 1 0 1 : 29

4 Bit Carry Save Adder



Serial Adder



Block Diagram of a 4-bit Serial Adder with Accumulator

Parallel Prefix Adder

Dot Operator

$$(G_0, P_0) \circ (G_1, P_1) = (G_{0:1}, P_{0:1})$$

$$G_{0:1} = G_1 + P_1 G_0$$


$$P_{0:1} = P_0 P_1$$

$$(G_0, P_0) \circ (G_1, P_1) = (G_1 + P_1 G_0, P_0 P_1) \quad C_1 = G_1 + P_1 G_0 + P_0 P_1 C_{in}$$

$$(G_{1:3}, P_{1:3}) \circ (G_{2:5}, P_{2:5}) = (G_{1:5}, P_{1:5})$$


Parallel Prefix Adder

Kogge–Stone




Parallel Prefix Adder

Kogge–Stone



Parallel Prefix Adder


Kogge–Stone



Routing is Complex
Large Fanout


Parallel Prefix Adder

Kogge–Stone



8-bit KS adder calculating only C_7

8-bit Brent–Kung adder



Thank you