

INSTRUMENTATION

Advanced VLSI Design: 2021-22 Lecture 4B Static Timing Analysis

By Dr. Sanjay Vidhyadharan

ELECTRICAL ELECTRONICS

COMMUNICATION

Timing Constraints of a Flip-flop



2

Clock Skew and Jitter

Clock skew (sometimes called timing **skew**) is a phenomenon in synchronous digital circuit systems (such as computer systems) in which the same sourced **clock** signal arrives at different components at different times.

Clock Jitter: Sometimes some external sources like noise, voltage variations may cause to disrupt the natural periodicity or frequency of the clock. This deviation from the natural location of the clock is termed to be clock jitter.

COMMUNICATION

Clock Uncertainty = Clock Jitter + Clock Skew

ELECTRONICS

8/14/2022

ELECTRICAL

Timing Constraints of a Flip-flop

COMMUNICATION



8/14/2022

ELECTRICAL

ELECTRONICS

4

Timing Constraints of a Flip-flop



COMMUNICATION

8/14/2022

ELECTRICAL

ELECTRONICS

INSTRUMENTATION

There are two main problems that can arise in synchronous logic:

- Max Delay: The data doesn't have enough time to pass from one register to the next before the next clock edge.
- Min Delay: The data path is so short that it passes through several registers during the same clock cycle.
- Max delay violations are a result of a slow data path, including the registers, t_{su} therefore it is often called the "Setup" path.

ELECTRONICS

Min delay violations are a result of a short data path, causing the data to change before the t_{hold} has passed, therefore it is often called the "Hold" path.

8/14/2022

ELECTRICAL



> After the clock rises, it takes t_{cq} for the data to propagate to point A.

- \succ Then the data goes through the delay of the logic to get to point B.
- > The data has to arrive at point B, t_{su} before the next clock.

$$T > t_{CQ} + t_{\text{logic}} + t_{SU}$$

$$T + \delta_{\rm skew} > t_{CQ} + t_{\rm logic} + t_{SU} + \delta_{\rm margin}$$

Setup Slack = Data Required Time – Data Arrival Time

COMMUNICATION

Positive Slack : No Timing Violation

Negative Slack : Timing Violation

ELECTRONICS

8/14/2022

Hold (Min) Constraint

Hold problems occur due to the logic changing before t_{hold} has passed. This is not a function of cycle time – it is relative to a single clock edge!

- The clock rises and the data at A changes after t_{cq} . The data at B changes t_{pd} (logic) later.
- Since the data at B had to stay stable for t_{hold} after the clock (for the second register), the change at B has to be at least t_{hold} after the clock edge.



8



Setup slack = Min. Clock Path Delay - Max. Data Arrival Time = (15 ns + 2ns + 5 ns + 2 ns - 4 ns) - (2 ns + 11 ns + 2 ns + 9 ns + 2 ns)= 20 ns - 26 ns = -6 ns : Setup Time Violation.

Hold time slack = Min. Data Arrival Time - Max. Clock Path Delay = (1 ns + 9 ns + 1 ns + 6 ns + 1 ns) - (3 ns + 9 ns + 3 ns + 2 ns) -= 18 ns - 17 ns = + 1 ns: No Hold Time Violation.

COMMUNICATION

ELECTRONICS

8/14/2022

ELECTRICAL

9

INSTRUMENTATION

Timing Constraints of a Sequential Circuit

COMMUNICATION



8/14/2022

ELECTRICAL

ELECTRONICS

10

INSTRUMENTATION

Given the data setup time of the flop is 6ns, the hold time of the flop is 2ns, and the clock to Q delay is given as 10ns.

a. Calculate the minimum clock period required to handle the circuit by drawing a digital logic circuit for function clock frequency divided by 2.

b. Also determine the status of hold time violation and give a proper reason.





8/14/2022