



Advanced VLSI Design: 2021-22


Lecture 4A

Pipelined Registers

By Dr. Sanjay Vidhyadharan

sanjayvidhyadharan.in

4-Bit Adder




Performance Figure	Value
Function Delay	$3 * T_{pd_adder(Carry)} + T_{pd_adder(Sum)}$
Power	$4 * P_{adder}$
Throughput	@ $(3 * T_{pd_adder(Carry)} + T_{pd_adder(Sum)})$
Gate complexity	$4 * G_{adder}$

Pipelined 4-Bit Adder

Principle of Operation:

Computer Organization




Performance Figure	Value
Function Delay	$4 * T_{\text{clock}}$ ($T_{\text{clock}} > T_{pd_adder} + T_{\text{setup}} + T_{\text{clk-Q}}$)
Power	$4 * P_{\text{adder}} + 22 * P_{\text{Register}}$
Throughput	@ T_{Clock}
Gate complexity	$4 * G_{\text{adder}} + 22 * G_{\text{Register}}$

8/14/20

Example 2


Option 1:



Performance Figure	Value
Function Delay	$3 * T_{pd_adder}$
Power	$3 * P_{adder}$
Throughput	@ $3 * T_{pd_adder}$
Gate complexity	$3 * G_{adder}$
Functional Flexibility	Nil
Function Expandability	Nil

Example 2


Option 2:



Performance Figure	Value
Function Delay	$2 * T_{pd_adder}$
Power	$3 * P_{adder}$
Throughput	@ $2 * T_{pd_adder}$
Gate complexity	$3 * G_{adder}$
Functional Flexibility	Nil
Function Expandability	Nil

Example 2

Option 3:




Performance Figure	Value
Function Delay	$2 * T_{Clock}$
Power	$3 * P_{adder} + 3 * P_{Registers}$
Throughput	@ $T_{Clock} (T_{clk-Q} + T_{pd_adder} + T_{setup})$
Gate complexity	$3 * G_{adder} + 2 * G_{Register}$
Functional Flexibility	Nil
Function Expandability	Nil

8/14/2022

6

VLSI Architecture Example 1

Option 4:




Performance Figure	Value
Function Delay	$2 * T_{ALU}$
Power	$3 * P_{ALU}$
Throughput	@ $2 * T_{ALU}$
Gate complexity	$3 * G_{ALU}$
Functional Flexibility	Yes
Function Expandability	Nil

8/14/2022

7

VLSI Architecture Example 1


Option 5:



Performance Figure	Value
Function Delay	$T_{MUX} + T_{ALU} + T_{clk-Q}$
Power	$P_{MUX} + P_{ALU} + P_{Register}$
Throughput	@ $4 * T_{CLK}$
Gate complexity	$G_{MUX} + G_{ALU} + G_{Register}$
Functional Flexibility	Yes
Function Expandability	Yes

The Array Multiplier

$M \text{ Bit} \times N \text{ Bit} \rightarrow P = (N + M - 1)$




Require $(N - 1) M - \text{Bit Adders}$



Require $M \times N \text{ AND Gates}$

$$t_{mul} = [(M - 1) + (N - 2)]t_{carry} + (N - 1)t_{sum} + t_{and}$$

4-Bit Pipelined Multiplier



Pipelining with Latches





A non-overlapping clock essential for correct operation. Else there will be race around

Clock-Skew Insensitive C²MOS Register


Case 1 for (0,0)

D:
1 > 0




If the D input changes during the overlap period, node X can make a transition, but cannot propagate to the output.

Pipelined Logic using C²MOS



Potential race condition during (0-0) overlap in C²MOS-based design




Similar considerations are valid for the (1-1) overlap.

A C²MOS-based pipelined circuit is race-free as long as all the logic functions F (implemented using static logic) between the latches are non-inverting


NORA CMOS

It combines C²MOS pipeline registers and dynamic logic functional blocks.




NORA CMOS

It combines C²MOS pipeline registers and dynamic logic functional blocks.




NORA CMOS

It combines C²MOS pipeline registers and dynamic logic functional blocks.



NORA CMOS

It combines C²MOS pipeline registers and dynamic logic functional blocks.




	Φ -block		$\overline{\Phi}$ -block	
	Logic	Latch	Logic	Latch
$\Phi = 0$	Precharge	Hold	Evaluate	Evaluate
$\Phi = 1$	Evaluate	Evaluate	Precharge	Hold

NORA offers designers a wide range of design choices. Dynamic and static logic can be mixed freely. A NORA datapath consists of a chain of alternating CLK and $\overline{\text{CLK}}$ modules. While one class of modules is precharging with its output latch in hold mode, preserving the previous output value, the other class is evaluating. Data is passed in a pipelined fashion from module to module.

NORA CMOS

Example of a NORA CLK' Module



- In order to ensure correct operation, two important rules should always be followed:
- **The dynamic-logic rule:** Inputs to a dynamic CLK_n (CLK_p) block are only allowed to make a single $0 \rightarrow 1$ ($1 \rightarrow 0$) transition during the evaluation period.
 - **The C₂MOS rule:** In order to avoid races, the number of static inversions between C₂MOS latches should be even.

Thank you