

INSTRUMENTATION

VLSI SYSTEMS AND ARCHITECTURE 2021-22 Lecture 11 **Pipelined Architecture** By Dr. Sanjay Vidhyadharan

ELECTRICAL

ELECTRONICS

COMMUNICATION



6/4/2022



COMMUNICATION



2. Buffer (Register o Hold data)

ELECTRONICS

6/4/2022

COMMUNICATION

Pipelined execution

A pipelined processor may process each instruction in four steps, as follows:

- \succ F : Fetch: read the instruction from the memory.
- \triangleright D : Decode: decode the instruction and fetch the source operand(s).
- \succ E : Execute: perform the operation specified by the instruction.
- \succ W : Write: store the result in the destination location.

ELECTRONICS

6/4/2022

ELECTRICAL



Each stage in a pipeline is expected to complete its operation in one clock cycle. Hence, the clock period should be sufficiently long to complete the task being performed in any stage.

COMMUNICATION

6/4/2022

ELECTRICAL

ELECTRONICS



6/4/2022

ELECTRICAL

ELECTRONICS

COMMUNICATION

INSTRUMENTATION



6/4/2022

Review - Single-Cycle Processor



COMMUNICATION

6/4/2022

ELECTRICAL

ELECTRONICS

Basic Pipelined Processor



COMMUNICATION

6/4/2022

ELECTRICAL

ELECTRONICS

INSTRUMENTATION

Role of Cache Memory

- Each pipeline stage is expected to complete in one clock cycle.
- The clock period should be long enough to let the slowest pipeline stage to complete.
- Faster stages can only wait for the slowest one to complete.
- Since main memory is very slow compared to the execution, if each instruction needs to be fetched from main memory, pipeline is almost useless.
- Fortunately, we have cache.

6/4/2022

Cache Memory



COMMUNICATION

6/4/2022

ELECTRICAL

ELECTRONICS

INSTRUMENTATION

Cache Memory



6/4/2022

ELECTRICAL

INSTRUMENTATION

ELECTRONICS

COMMUNICATION

Cache Memory



6/4/2022

ELECTRONICS

COMMUNICATION

INSTRUMENTATION

Pipeline Performance

- The potential increase in performance resulting from pipelining is proportional to the number of pipeline stages.
- However, this increase would be achieved only if all pipeline stages require the same time to complete, and there is no interruption throughout program execution.
- Unfortunately, this is not true.

6/4/2022

ELECTRICAL

Pipeline Performance



6/4/2022

Pipeline Hazard

- The previous pipeline is said to have been stalled for two clock cycles.
- Any condition that causes a pipeline to stall is called a hazard.
- **Data hazard** any condition in which either the source or the destination operands of an instruction are not available at the time expected in the pipeline. So some operation has to be delayed, and the pipeline stalls.
- **Instruction (control) hazard** a delay in the availability of an instruction causes the pipeline to stall.
- **Structural hazard** the situation when two instructions require the use of a given hardware resource at the same time.

COMMUNICATION

6/4/2022

ELECTRICAL

ELECTRONICS

Data Hazard

Certain ALU operations like multiplication, division required more than one clock cycles



6/4/2022

Data Hazard

- We must ensure that the results obtained when instructions are executed in a pipelined processor are identical to those obtained when the same instructions are executed sequentially.
- Hazard occurs
 - $A \leftarrow 3 + A$ $B \leftarrow 4 \times A$
- No hazard

 $A \leftarrow 5 \times C$ $B \leftarrow 20 + C$

• When two operations depend on each other, they must be executed sequentially in the correct order.

ELECTRICAL

Data Hazard



6/4/2022

OPERAND FORWARDING



HANDLING DATA HAZARDS IN SOFTWARE



6/4/2022

ELECTRICAL

ELECTRONICS

COMMUNICATION

INSTRUMENTATION

Instruction (Control) Hazard

This may be a result of a miss in the cache, requiring the instruction to be fetched from the main memory. (E.g. Unconditional Branches)



Instruction Queue and Prefetching

Either a cache miss or a branch instruction stalls the pipeline for one or more clock cycles. To reduce the effect of these interruptions, many processors employ sophisticated fetch units that can fetch instructions before they are needed and put them in a queue. Typically, the instruction queue can store several instructions.



COMMUNICATION

6/4/2022

ELECTRICAL

ELECTRONICS

Branch Prediction



COMMUNICATION

6/4/2022

ELECTRICAL

ELECTRONICS

INSTRUMENTATION

Branch Prediction



ELECTRICAL ELECTRONICS

COMMUNICATION

INSTRUMENTATION

Dynamic Branch Prediction



6/4/2022

ELECTRICAL

ELECTRONICS

COMMUNICATION

INSTRUMENTATION

Dynamic Branch Prediction



COMMUNICATION

6/4/2022

ELECTRICAL

ELECTRONICS

INSTRUMENTATION

Useful addressing modes include index, indirect, autoincrement, and autodecrement. Stor.il

Many processors provide various combinations of these modes to increase the flexibility of their instruction sets. Complex addressing modes, such as those involving double indexing, are often encountered.

In choosing the addressing modes to be implemented in a pipelined processor, we must consider the effect of each addressing mode on instruction flow in the pipeline:

≻Side effects

The extent to which complex addressing modes cause the pipeline to stall
Whether a given mode is likely to be used by compilers

6/4/2022

> Load (R1),R2 : No address computation hence can be done in single micro-cycle

Load X(R1),R2: Read the displacement X (X Available in the Instruction) Add X and (R1) (Additional Clock: Total 5 Clocks) Load data to R2



COMMUNICATION

ELECTRICAL

ELECTRONICS

INSTRUMENTATION

 \succ Load (X(R1)),R2 : Read the displacement X (X Available in the Instruction) Add X and (R1) (Additional Clock) Fetch data from X + (R1) (Additional Clock) Get data again from memory (Total 6 Clock Cycles) Time Clock cycle 1 2 3 6 5 7 [[X+[R1]]] X+[R1] [X + [R1]]Load F D W Forward Next instruction E W D 31

COMMUNICATION

6/4/2022

ELECTRICAL

ELECTRONICS

Complex addressing modes are not suitable for pipelined execution and should be avoided.

The addressing modes used in modern processors often have the following features:

• Access to an operand does not require more than one access to the memory.

COMMUNICATION

- Only load and store instructions access memory operands.
- The addressing modes used do not have side effects

ELECTRONICS

6/4/2022

ELECTRICAL

Structural Hazards



6/4/2022

Structural Hazards

Instruction	1	2	30	4	5
Load instruction	IF	ID	EX	MEM	WB
Instruction $i + 1$		IF	ID	EX	MEM
Instruction $i + 2$. %	IF	ID	EX
Instruction $i + 3$		Nº I		stall	IF
C	SIL	tall Instr till	- i+3 CC 5		

6/4/2022

ELECTRONICS



6/4/2022

ELECTRICAL

ELECTRONICS

COMMUNICATION

INSTRUMENTATION