



# **VLSI Design: 2021-22**

## **Lecture 18: Memory Design**


**By Dr. Sanjay Vidhyadharan**

sanjayvidhyadharan.in


# Semiconductor Memory Classification

Volatile Read-Write Memory		Non-Volatile Read-Write Memory	Non-Volatile Read-Only Memory
Random Access	Non-Random Access	EPROM E <sup>2</sup> PROM FLASH	Mask-Programmed Programmable (PROM)
SRAM DRAM	FIFO LIFO Shift Register CAM		

# Memory Timing: Definitions




# Memory Architecture



Decoder reduces the number of select signals  $K = \log_2 N$


**Problem: ASPECT RATIO or HEIGHT  $\gg$  WIDTH**

# Array-Structured Memory Architecture



**Better ASPECT RATIO**


# Hierarchical Memory Architecture



Advantages:

1. Shorter wires within blocks
2. Block address activates only 1 block => power savings

# Hierarchical Memory Architecture



Advantages:



1. Shorter wires within blocks
2. Block address activates only 1 block => power savings

# 6T SRAM

## Write

- Drive one bitline high, the other low
- Then turn on wordline
- Bitlines overpower cell with new value
- *Writability*
  - Must overpower feedback inverter
  - $N2 \gg P1$

Ex:  $A = 0, A_b = 1,$   
 $bit = 1, bit_b = 0$   
Force  $A_b$  low, then  $A$  rises high





# 6T SRAM

## Read



- Precharge both bitlines high
- Then turn on wordline
- One of the two bitlines will be pulled down by the cell

➤ *Read stability*

➤ *A must not flip*

➤  *$N1 \gg N2$*

Ex:  $A = 0, A_b = 1$   
bit discharges, bit\_b stays high  
But A bumps up slightly




# 6T SRAM

## SRAM Sizing



High bitlines must not overpower inverters during reads

But low bitlines must write new value into cell




# 6T SRAM

## SRAM Sense Amplifier




# 3-Transistor DRAM Cell



**No constraints on device ratios Reads are non-destructive**  
**Value stored at node X when writing a “1” =  $V_{WWL} - V_{Tn}$**

# 1-Transistor DRAM Cell



**Write:**  $C_S$  is charged or discharged by asserting WL and BL.


**Read:** Charge redistribution takes place between bit line and storage capacitance

Voltage swing is small; typically around 250 mV


# 1-Transistor DRAM Cell

- 1T DRAM requires a sense amplifier for each bit line, due to charge redistribution read-out
- DRAM memory cells are single-end in contrast to SRAM cells.
- The read-out of the 1T DRAM cell is destructive; read and refresh operations are necessary for correct operation.
- Unlike 3T cell, 1T cell requires presence of an extra capacitance that must be explicitly included in the design.
- When writing a “1” into a DRAM cell, a threshold voltage is lost. This charge loss can be circumvented by bootstrapping the word lines to a higher value than  $V_{DD}$

# Read-Only Memory



Internal Logic 32 X 8 ROM




In General for  $2^k \times n$  ROM

$K \times 2^k$  Decoder and  $n$  OR gates

Each OR gate has  $2^k$  inputs

# Programming the ROM

Address 3 = 10110010 is permanent storage using fuse link





X : means connection




# Programming the ROM

## 1. Masking During Metallization



# Programming the ROM

## 2. Fuse (PROM)




©2000 How Stuff Works

# PROM


# Programming the ROM

## 3. EPROM




# Programming the ROM

## 3. EPROM




# Programming the ROM




## 4. EEPROM



# MOS OR ROM





# MOS NOR ROM



$A_1$	$A_2$	$R_1$	$R_2$	$R_3$	$R_4$
0	0	1	0	0	0
0	1	0	1	0	0
1	0	0	0	1	0
1	1	0	0	0	1

# MOS NAND ROM




(a)

(b)

$A_1$	$A_2$	$R_1$	$R_2$	$R_3$	$R_4$
0	0	0	1	1	1
0	1	1	0	1	1
1	0	1	1	0	1
1	1	1	1	1	0



# Pre-charged MOS NOR ROM




# Row Decoders

Example 8 bit Decoder

$$WL_0 = \bar{A}_7 \bar{A}_6 \bar{A}_5 \bar{A}_4 \bar{A}_3 \bar{A}_2 \bar{A}_1 \bar{A}_0$$


$$WL_{255} = A_7 A_6 A_5 A_4 A_3 A_2 A_1 A_0$$

1. Implementation 8 Inverters + 256 NAND
2. Implementation 8 Inverters + 256 NOR




# Row Decoders

Multi-stage implementation improves performance




**NAND decoder using  
2-input pre-decoders**

# Row Decoders




2-input NOR decoder



2-input NAND decoder

# 4-to-1 tree based column decoder



Number of devices drastically reduced. Delay increases quadratically with # of sections; prohibitive for large decoders

Solution : Buffers



# Flash Storage

- Most prominent solid state storage technology
  - No other technology is available at scale
- NAND- and NOR- flash types available
  - NOR-flash can be byte-addressed, expensive
  - NAND-flash is page addressed, cheap
  - Except in very special circumstances, all flash-storage we see are NAND-flash



# Flash Storage


Flash memories store information in memory cells made from floating gate transistors.



NOR flash is faster to read than NAND flash, but it's also more expensive. NAND has a higher memory capacity than NOR.

# Flash Storage


NOR flash





# Flash Storage


## NOR flash



NOR FLASH memories are very fast to program and read. Erasure through tunneling is much slower. However, this kind of array suffers from low density due to the same reason that impacts NOR ROM density the need for multiple grounds.


# Flash Storage

## NAND flash



# Content Addressable Memory (CAM)



- Extension of ordinary memory (e.g. SRAM)
  - Read and write memory as usual
  - Also *match* to see which words contain a *key*



# CAMs


## 10T CAM Cell

- Add four match transistors to 6T SRAM
  - 56 x 43  $\lambda$  unit cell



# CAMs

- Read and write like ordinary SRAM
- For matching:
  - Leave wordline low
  - Precharge matchlines
  - Place key on bitlines
  - Matchlines evaluate
- Miss line
  - Pseudo-nMOS NOR of match lines
  - Goes high if no words match



**Thank you**