



VLSI Design : 2021-22


Lecture 13

Domino Logic

By Dr. Sanjay Vidhyadharan

Dynamic Logic

➤ Dynamic Logic Suffers from Charge Sharing Phenomenon



Case1. $\Delta V_{out} < V_{Tn} - V_{out}$


$$V_{DD} \cdot C_Y = V_Y C_Y + (V_{DD} - V_{Tn}) C_X$$

$$\Delta V_{out} = - \frac{(V_{DD} - V_{Tn}) C_X}{C_Y}$$

$$C_X \ll C_Y$$

Dynamic Logic

➤ Dynamic Logic Suffers from Charge Sharing Phenomenon



Case2. $\Delta V_{\text{out}} > V_{\text{Tn}} - V_{\text{out}}$

$$V_{\text{DD}} \cdot C_Y = V_Y C_Y + V_X C_X$$



$$V_{\text{DD}} \cdot C_Y = V_Y C_Y + V_Y C_X$$

$$V_{\text{DD}} \cdot C_Y = (V_{\text{DD}} + \Delta V_{\text{out}}) (C_Y + C_X)$$


$$\Delta V_{\text{out}} = - \frac{V_{\text{DD}} C_X}{C_Y + C_X}$$

Dynamic Logic

➤ Cascading Dynamic Gates




Domino Logic




Domino Logic

➤ Cascading Domino Logic




Domino Logic




22T Domino Full Adder

Domino Logic




Domino Logic



- Behave like falling dominos...




Designing Domino Logic



Designing Domino Logic


Footless Domino



Pre-charge is rippling – short-circuit current

Designing Domino Logic


Domino cannot implement inverting switching functions, such as a NOT gate and an XOR gate



Forms for implementing a non-inverting function f


Designing Domino Logic

Domino cannot implement inverting switching functions, such as a NOT gate and an XOR gate



Merging of two non-inverting functions $f1$ and $f2$

Designing Domino Logic




However, generating aunate network from a random logic network may require logic duplication since both positive and negative signal phases may be needed.


Dual-Rail Domino Logic

- Domino only performs noninverting functions:
 - AND, OR but not NAND, NOR, or XOR
- Dual-rail domino solves this problem
 - Takes true and complementary inputs
 - Produces true and complementary outputs


sig_h	sig_l	Meaning
0	0	Precharged
0	1	'0'
1	0	'1'
1	1	invalid



Differential (Dual Rail) Domino



Multiple-Output Domino




Compound Domino logic

$$O = A B C D E F + G H.$$


$$O = ABC \cdot DEF + GH$$

$$O = \{[(ABC)' + (DEF)']'.(GH)'\}'$$



Large dynamic stacks are replaced by parallel structures with small fan-in and complex CMOS gates

np-CMOS



Only $0 \rightarrow 1$ transitions allowed at inputs of PDN

Only $1 \rightarrow 0$ transitions allowed at inputs of PUN

A disadvantage of the np-CMOS logic style is that the p -tree blocks are slower than the n -tree modules, due to the lower current drive of the PMOS transistors in the logic network.

Equalizing the propagation delays requires extra area.



Thank you

sanjayvidhyadharan.in