



Advanced VLSI Design: 2021-22

Lecture 10


Arithmetic Circuits: Part-2

By Dr. Sanjay Vidhyadharan


The Binary Multiplication

$$\begin{array}{r} \begin{array}{cccccc} 1 & 0 & 1 & 0 & 1 & 0 \end{array} & \text{Multiplicand} \\ \begin{array}{cccc} & 1 & 0 & 1 & 1 \end{array} & \text{Multiplier} \\ \hline \begin{array}{cccccc} 1 & 0 & 1 & 0 & 1 & 0 \end{array} & \text{AND operation} \\ \begin{array}{cccccc} 0 & 0 & 0 & 0 & 0 & 0 \end{array} & \text{Partial Products} \\ + \begin{array}{cccccc} 1 & 0 & 1 & 0 & 1 & 0 \end{array} & \\ \hline \begin{array}{cccccccc} 1 & 1 & 1 & 0 & 0 & 1 & 1 & 1 & 0 \end{array} \end{array}$$

The Array Multiplier




The Array Multiplier



$$t_{mul} = [(M - 1) + (N - 2)]t_{carry} + (N - 1)t_{sum} + t_{and}$$

The Carry-Save Multiplier




Require $N \times M$ – Bit Adders


Require $M \times N$ AND Gates

$$t_{mul} = t_{and} + (N - 1)t_{carry} + t_{merge}$$






Multiplier Floorplan



Transmission Gate XOR



Adder Cells in Array Multiplier



4/10/2022

Identical Delays for Carry and Sum


Sequential Multiplier

B: 1 0 1 1 0 1 1 0
A: 1 0 0 1 0 1 0 0

0 0 0 0 0 0 0 0
0 0 0 0 0 0 0 0
1 0 1 1 0 1 1 0
0 0 0 0 0 0 0 0
1 0 1 1 0 1 1 0
0 0 0 0 0 0 0 0
0 0 0 0 0 0 0 0
1 0 1 1 0 1 1 0

1 1 0 1 0 0 1 0 0 1 1 1 0 0 0

Booth Algorithm



(a) Register configuration

Booth Algorithm

Example:


	3x5			
	M	A	Q	
Initial Condition	0011	00000	010 ¹	
Clk ↑ (Load)	0011	00011	0101	1
Clk ↓ (Shift Right)	0011	00001	101 ⁰	
Clk ↑ (Load)	0011	00001	101 ⁰	2
Clk ↓ (Shift Right)	0011	00000	110 ¹	
Clk ↑ (Load)	0011	00011	110 ¹	3
Clk ↓ (Shift Right)	0011	00001	111 ⁰	
Clk ↑ (Load)	0011	00001	111 ⁰	4
Clk ↓ (Shift Right)	0011	00000	1111	

Comparators

- 0's detector: $A = 00\dots000$
- 1's detector: $A = 11\dots111$
- Equality comparator: $A = B$
- Magnitude comparator: $A < B$


1's & 0's Detectors

- 1's detector: N-input AND gate
- 0's detector: NOTs + 1's detector (N-input NOR)



Equality Comparator

- Check if each bit is equal (XNOR, aka equality gate)
- 1's detect on bitwise equality



Magnitude Comparator

1	0	1
1	1	0

sanjayvidhyadharan.in

Magnitude Comparator

1	0	1
1	1	0

sanjayvidhyadharan.in

Magnitude Comparator

1-Bit Comparator

A_0

B_0

Let G_0 indicate greater, L_0 indicate Lesser and E_0 indicate equal

A_0	B_0	G_0	L_0	E_0
0	0	0	0	1
0	1	0	1	0
1	0	1	0	0
1	1	0	0	1

$$G_0 = A_0 B_0$$

$$L_0 = A_0' B_0$$

$$E_0 = (A_0 \oplus B_0)' = (A_0 \odot B_0) = (G_0 + L_0)'$$


Magnitude Comparator

1-Bit Comparator

A_0

B_0

0



$$G_0 = A_0 B_0'$$

$$L_0 = A_0' B_0$$

$$E_0 = (G_0 + L_0)' = (A_0 \oplus B_0)'$$

$B_0 \quad A_0$

1-Bit
Comp

$L_0 \quad E_0 \quad G_0$


Magnitude Comparator

2-Bit Comparator

A $A_1 A_0$
B B B
 1 0

$A = B$ When $A_0 = B_0$ and $A_1 = B_1$

$$E = E_0 \cdot E_1$$




Magnitude Comparator

2-Bit Comparator

A $A_1 A_0$
 B B₁ B₀
 1 0

$A > B$ When $A_1 > B_1$ OR
 When $A_1 = B_1$ and $A_0 > B_0$

$$G = G_1 + E_1 \cdot G_0$$




Magnitude Comparator

2-Bit Comparator

A $A_1 A_0$
 B $B_1 B_0$
 1 0

$A < B$ When $A_1 < B_1$ OR
 When $A_1 = B_1$ and $A_0 < B_0$

$$L = L_1 + E_1 \cdot L_0$$



Magnitude Comparator

1-Bit Comparator

$$G = G_0 \quad L = L_0 \quad E = E_0$$

2-Bit Comparator

$$G = G_1 + E_1 \cdot G_0 \quad L = L_1 + E_1 \cdot L_0 \quad E = E_1 \cdot E_0$$

3-Bit Comparator


$$G = G_2 + E_2 \cdot G_1 + E_2 \cdot E_1 \cdot G_0$$

$$E = E_2 \cdot E_1 \cdot E_0$$

$$L = L_2 + E_2 \cdot L_1 + E_2 \cdot E_1 \cdot L_0$$

Magnitude Comparator

4-Bit Comparator



$$E = E_2 \cdot E_1 \cdot E_0$$

$$G = G_3 + E_3 \cdot G_2 + E_3 \cdot E_2 \cdot G_1 + E_3 \cdot E_2 \cdot E_1 \cdot G_0$$

$$L = L_3 + E_3 \cdot L_2 + E_3 \cdot E_2 \cdot L_1 + E_3 \cdot E_2 \cdot E_1 \cdot L_0$$

Shifters

Logical Shift:

- Shifts number left or right and fills with 0's
- $1011 \text{ LSR } 1 = 0101$, $1011 \text{ LSL } 1 = 0110$


• Arithmetic Shift:

- Shifts number left or right. Rt shift sign extends
- $1011 \text{ ASR } 1 = 1101$ $1011 \text{ ASL } 1 = 0110$

• Rotate:

- Shifts number left or right and fills with lost bits
- $1011 \text{ ROR } 1 = 1101$ $1011 \text{ ROL } 1 = 0111$


The Binary Shifter



Multi-bit Shifters

- Cascade one-bit shifters?
- Complex, unwieldy, slow for larger number of shifts
- Two other types of shifters
 - Barrel shifter
 - Logarithmic shifter


The Barrel Shifter



Area dominated by wiring


Propagation delay is theoretically constant

The Barrel Shifter




Logarithmic Shifter

- Shifter with maximum shift width M consists of $\log_2 M$ stages



Shifter Using Mux



Thank you