

VLSI Design: 2021-22 Lecture 9 CMOS Static Logic


By Dr. Sanjay Vidhyadharan

ELECTRICAL

Static CMOS

Pull UP Network


- Build using p-MOS
- Turns ON when Function is TRUE
- Pull DOWN Network
- Build using n-MOS
- Turns ON when Function is FALSE
- Operationally Complement
- Topologically Dual (n)



Pull-up Network (PUN) and Pull-down Network (PDN) connected in a Mutually exclusive fashion

STATIC CMOS

| В | Out | |
|------------|-------------|---------------|
| 0 | 1 | |
| 1 | 1 | |
| 0 | 1 | |
| 1 | 0 | |
| ole of a 2 | input NAN | Π |
| | 0 1 0 | 0 1 1 0 1 0 1 |





PDN By Taking complementary of the Required Function = A.B PUP By Taking the Function Directly = A' + B' (Inversion of Function Taken care of by PMOS)

AND Implemented by Series Connection OR Implemented by Parallel Connection

ELECTRICAL

STATIC CMOS






| A | В | Output |
|---|---|--------|
| 0 | 0 | 1 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 0 |

PDN By Taking complementary of the Required Function = A+B PUP By Taking the Function Directly = A'. B' (Inversion of Function Taken care of by PMOS)

AND Implemented by Series Connection OR Implemented by Parallel Connection 2/19/2022


Body-Effect


$$V_{T'n} = V_{FB} + 2|\phi_F| + \frac{1}{C_{ox}} \sqrt{2q\varepsilon_{Si}N_a (2|\phi_F| + V_{SBn})} \pm \frac{qD_I}{C_{ox}}$$



2/19


DIBL






The physical origin of DIBL is the increase of the depletion layer due to a high value of Vds that reduces the equivalent channel length and consequently decreases the threshold voltage

Static Two-Input NAND Gate




Noise margins are input/pattern dependent!!

Static Two-Input NAND Gate




Static Two-Input NAND Gate



| Input Data Pattern | Delay (psec) |
|------------------------------|-----------------|
| <i>A</i> = <i>B</i> = 0→1 | 69 |
| <i>A</i> = 1, <i>B</i> = 0→1 | 62 |
| $A = 0 \rightarrow 1, B = 1$ | 50 |
| <i>A=B</i> =1→0 | 35 |
| <i>A</i> =1, <i>B</i> = 1→0 | 76 |
| $A=1\to 0, B=1$ | 57 |

Delays are input/pattern dependent!!

Shortest Path First Sizing



$$OUT = !(D + A \cdot (B + C))$$

- Total Wp=24
- Shortest path resistance:

•
$$Rp_{eff} = \beta(1/4 + 1/4)$$

= 2 X (1/2) = 1

(same as for an inverter)

Worst case path resistance:

•
$$Rp_{eff} = \beta(1/8 + 1/8 + 1/4)$$

= 2 X (1/2) = 1

Best case pull up resistance:


•
$$Rp_{eff} = \beta [((1/8 + 1/8) | | (1/4)) + 1/4]$$

= $\beta [1/8 + 1/4] = (3/8)\beta = 0.75$

 $R_N = \frac{12.5}{(W/L)_n} k\Omega$

 $R_P = \frac{30}{(W/L)_n} k\Omega$

Worst Path First Sizing



$$OUT = !(D + A \cdot (B + C))$$

- Total Wp=21 (less area, intrinsic cap)
- Worst case path resistance:

•
$$Rp_{eff} = \beta(1/6 + 1/6 + 1/6)$$

= 2 X (1/2) = 1

(same as for an inverter)

Shortest path resistance:

•
$$Rp_{eff} = \beta(1/3 + 1/6)$$

= 2 X (1/2) = 1

Best case pull up resistance:


•
$$Rp_{eff} = \beta [((1/6 + 1/6) | | (1/3)) + 1/6]$$

= $\beta [1/6 + 1/6] = (1/3)\beta = 0.66$

(even better than shortest path first sizing!)

Creates larger disparity in delays as a function of inputs

Chain Network Elmore Delay




Elmore delay equation

$$\tau_{DN} = \sum c_i r_{ii} = \sum_{i=1}^{N} c_i \sum_{i=1}^{N} r_{ji}$$

If all resistors are equal size,


$$\tau_{Di} = c_1 r_{eq} + 2c_2 r_{eq} + 3c_3 r_{eq} + ... + ic_i r_{eq}$$

Fanin considerations




Propagation delay deteriorates rapidly as a function of fanin: quadratically in the worst case.

Propagation Delay as a function of fanin



Gates with a fan-in greater than 4 should be avoided.

Design Technique 1 : Progressive sizing




As long as fan-out capacitance dominates M1(R1) appears N times in the delay equation, the resistance of M2 (R2) appears N-1 times, etc.

The FET closest to the output should be the smallest Can reduce delay by more than 20%; decreasing gains as technology shrinks


While progressive resizing of transistors is relatively easy in a schematic diagram, it is not as simple in a real layout.

Design Technique 2: Input re-ordering



delay determined by time to discharge C_1 , C_1 and C_2


critical path



delay determined by time to discharge C

- ➤ An input signal to a gate is called critical if it is the last signal of all inputs to assume a stable value.
- The path through the logic which determines the ultimate speed of the structure is called the critical path.
- Putting the critical-path transistors closer to the output of the gate can result in a speed-up.

Design Technique 3: Logic Restructuring



Manipulating the logic equations can reduce the fan-in requirements and hence reduce the gate delay

Design Technique 4: Isolating fan-in from fan-out using buffer insertion

Thank you