




Advanced VLSI Design: 2021-22

Lecture 4 : Part-1

Pipelined Registers and Static Timing Analysis

By Dr. Sanjay Vidhyadharan


4-Bit Adder



Performance Figure	Value
Function Delay	$3 * T_{pd_adder(Carry)} + T_{pd_adder(Sum)}$
Power	$4 * P_{adder}$
Throughput	@ $(3 * T_{pd_adder(Carry)} + T_{pd_adder(Sum)})$
Gate complexity	$4 * G_{adder}$

Pipelined 4-Bit Adder

Principle of Operation:




Performance Figure	Value
Function Delay	$4 * T_{\text{clock}}$ ($T_{\text{clock}} > T_{pd_adder} + T_{\text{setup}} + T_{\text{clk-Q}}$)
Power	$4 * P_{\text{adder}} + 22 * P_{\text{Register}}$
Throughput	@ T_{Clock}
Gate complexity	$4 * G_{\text{adder}} + 22 * G_{\text{Register}}$


2/6/202

3



4-Bit Multiplier



4-Bit Pipelined Multiplier




Pipelining with Latches



A non-overlapping clock essential for correct operation. Else there will be race around

Pipelined Logic using C²MOS




Potential race condition during (0-0) overlap in C²MOS-based design

Similar considerations are valid for the (1-1) overlap.


NORA CMOS

It combines C²MOS pipeline registers and NORA dynamic logic functional blocks.



NORA CMOS

It combines C²MOS pipeline registers and NORA dynamic logic functional blocks.



	Φ -block		$\overline{\Phi}$ -block	
	Logic	Latch	Logic	Latch
$\Phi = 0$	Precharge	Hold	Evaluate	Evaluate
$\Phi = 1$	Evaluate	Evaluate	Precharge	Hold

NORA offers designers a wide range of design choices. Dynamic and static logic can be mixed freely. A NORA datapath consists of a chain of alternating CLK and $\overline{\text{CLK}}$ modules. While one class of modules is precharging with its output latch in hold mode, preserving the previous output value, the other class is evaluating. Data is passed in a pipelined fashion from module to module.