


INSTRUMENTATION

# **Advanced VLSI Design: 2021-22** Lecture 4 : Part-1 **Pipelined Registers and Static Timing Analysis** By Dr. Sanjay Vidhyadharan

ELECTRICAL ELECTRONICS COMMUNICATION

### **4-Bit Adder**




#### 2/6/2022


#### **ELECTRONICS**

#### COMMUNICATION

### **Pipelined 4-Bit Adder**



## **4-Bit Multiplier**




**ELECTRICAL** 

ELECTRONICS


COMMUNICATION

# **4-Bit Pipelined Multiplier**



ELECTRICAL ELECTRONICS COMMUNICATION

### **Pipelining with Latches**




A non-overlapping clock essential for correct operation. Else there will be race around

**ELECTRONICS** 

#### 2/6/2022

**ELECTRICAL** 

### Pipelined Logic using C<sup>2</sup>MOS



Potential race condition during (0-0) overlap in C<sup>2</sup>MOS-based design

Similar considerations are valid for the (1-1) overlap.

2/6/2022


ELECTRICAL

ELECTRONICS

COMMUNICATION

### NORA CMOS


It combines C<sup>2</sup>MOS pipeline registers and NORA dynamic logic functional blocks.



COMMUNICATION

### NORA CMOS

### It combines C<sup>2</sup>MOS pipeline registers and NORA dynamic logic functional blocks.



NORA offers designers a wide range of design choices. Dynamic and static logic can be mixed freely. A NORA datapath consists of a chain of alternating CLK and CLK modules. While one class of modules is precharging with its output latch in hold mode, preserving the pre-vious output value, the other class is evaluating. Data is passed in a pipelined fashion from module to module.

2/6/2022

**ELECTRICAL** 

ELECTRONICS

#### COMMUNICATION

### INSTRUMENTATION

9