

VLSI Design : 2021-22 Lecture 2 Review of MOSFET Operation

By Dr. Sanjay Vidhyadharan

ELECTRICAL ELECTRONICS COMMUNICATION

MOSFET Operation



1/22/2022

ELECTRONICS

COMMUNICATION



As a practical definition, The threshold Voltage V_T is that gate voltage when the surface is said to be inverted, i.e. the density of mobile electrons on the surface becomes equal to the density of holes in the bulk (p-type) substrate.

COMMUNICATION

1/22/2022

ELECTRICAL

ELECTRONICS

$$V_{T0} = \Phi_{GC} - 2\phi_F - \frac{Q_{B0}}{C_{ox}} - \frac{Q_{ox}}{C_{ox}}$$

1. The work function difference TGC between the gate and the channel reflects the built-in potential of the MOS system, which consists of the p-type substrate, the thin silicon dioxide layer, and the gate electrode. Depending on the gate material, the work function difference is

2. The externally applied gate voltage must be changed to achieve surface inversion, i.e., to change the surface potential by - 2
$$\emptyset_{\text{F}}$$
. This will be the second component of the threshold voltage.

$$\phi_{Fp} = \frac{kT}{q} \ln \frac{n_i}{N_A}$$



1/22/2022

COMMUNICATION

$$V_{T0} = \Phi_{GC} - 2\phi_F - \frac{Q_{B0}}{C_{ox}} - \frac{Q_{ox}}{C_{ox}}$$

3. Another component of the applied gate voltage is necessary to offset the depletion region charge, which is due to the fixed acceptor ions located in the depletion region near the surface.

$$Q_{B0} = -\sqrt{2q \cdot N_A \cdot \varepsilon_{Si} \cdot \left| -2\phi_F \right|}$$

4. There always exists a fixed positive charge density Q_{ox} at the interface between the gate oxide and the silicon substrate, due to impurities and/or lattice imperfections at the interface. The gate voltage component that is necessary to offset this positive charge at the interface is - Q_{OX}/C_{ox} .

$= G \Leftrightarrow \downarrow i_G = 0$ $= i_D \qquad \qquad i_D \downarrow \bigcirc D = = i_D \qquad \qquad i_D \downarrow \bigcirc D = = i_D \qquad \qquad n^+$ Induced *n*-channel p-type substrate

1/22/2022



The **body effect** occurs in a MOSFET when the source is not tied to the substrate (which is always connected to the most negative power supply in the integrated circuit for n-channel devices and to the most positive for p-channel devices). The substrate then acts as a "second gate" or a back-gate for the MOSFET

COMMUNICATION

1/22/2022

ELECTRICAL

ELECTRONICS





1/22/2022

ELECTRONICS



1/22/2022

ELECTRONICS

COMMUNICATION



COMMUNICATION

1/22/2022

ELECTRICAL

ELECTRONICS



COMMUNICATION

ELECTRICAL

ELECTRONICS





➤ NMOS can pass perfect 0 but not 1

1/22/2022

ELECTRICAL

ELECTRONICS

COMMUNICATION



MOSFET OPERATION



COMMUNICATION

ELECTRICAL

ELECTRONICS

17



PMOS pass perfect 1 but not 0

1/22/2022

ELECTRICAL

ELECTRONICS

COMMUNICATION



1/22/2022

ELECTRICAL

ELECTRONICS

COMMUNICATION

INSTRUMENTATION



NMOS Body to Lowest Possible Potential (Gnd)
PMOS Body to Highest Possible Potential (V_{DD})

1/22/2022



ELECTRONICS

COMMUNICATION



1/22/2022



> NMOS Double well : Body not same as Substrate

1/22/2022

MOSFET LATCH



1/22/2022

ELECTRICAL

ELECTRONICS

COMMUNICATION

INSTRUMENTATION

MOSFET LATCH



1/22/2022

ELECTRICAL

ELECTRONICS

COMMUNICATION

MOSFET LATCH



1/22/2022

COMMUNICATION



1/22/2022



COMMUNICATION