
VLSI Design Using LT SPICE Pass Transistor Logic Design

Wing Commander (Retd.) Dr. Sanjay Vidhyadharan Dept. of EEE (WILP) BITS Pilani




$$\begin{array}{c}
A = V_{DD} \\
\hline
G \\
\hline
V_{DD} \\
\hline
V_{out} = V_{DD} - V_{tn} \\
\hline
V_{DD} \\
\hline
C_{L} \\
\hline
V_{out} = 0 \\
\hline
O \\
\hline
S \\
\hline
D \\
C_{L} \\
\hline
\end{bmatrix}$$


> NMOS Pass perfect 0 but not 1



> PMOS Pass perfect 1 but not 0


Complimentary Pass Transistor Logic (CPTL)





- > Negligible Static Dissipation
- ➤ Lesser Dynamic Dissipation
 Short Circuit
 Switching Loss

Full Adder



$$Sum = A \cdot B' \cdot C_{in}' + A' \cdot B \cdot C_{in}' + A' \cdot B' \cdot C_{in} + A \cdot B \cdot C_{in}$$

$$For Cin = 0 \quad Sum = A \cdot B' + A' \cdot B$$

$$For A = 0 \quad Sum = B$$


$$For A = 1 \quad Sum = B'$$


$$For Cin = 1 \quad Sum = A' \cdot B' + A \cdot B$$

$$For A = 0 \quad Sum = B'$$

For A = 1 Sum = B

[8] L. Gao, "High performance Complementary Pass transistor Logic full adder," in Proceedings of 2011 International Conference on Electronic Mechanical Engineering and Information Technology, vol. 8, Aug. 2011, pp. 4306–4309.





$$C_{out} = A \cdot B + B \cdot C_{in} + A \cdot C_{in}$$

$$C'_{out} = (A'+B')(B'+C'_{in})(A'+C'_{in})$$

For
$$C_{in} = 0$$
 $C'_{out} = (A'+B')$
For $A = 0$ $C'_{out} = 1$
For $A = 1$ $C'_{out} = B'$

[8] L. Gao, "High performance Complementary Pass transistor Logic full adder," in Proceedings of 2011 International Conference on Electronic Mechanical Engineering and Information Technology, vol. 8, Aug. 2011, pp. 4306–4309.

Thankyou