



VLSI Design Using LT SPICE

Pass Transistor Logic Design

Wing Commander (Retd.) Dr. Sanjay Vidhyadharan
Dept. of EEE (WILP)
BITS Pilani





Pass Transistor Logic



➤ NMOS Pass perfect 0 but not 1


Pass Transistor Logic




➤ PMOS Pass perfect 1 but not 0

Pass Transistor Logic

Complimentary Pass Transistor Logic (CPTL)




Pass Transistor Logic



- Negligible Static Dissipation
- Lesser Dynamic Dissipation
- Short Circuit
- Switching Loss

Pass Transistor Logic

Full Adder



$$\text{Sum} = A \cdot B' \cdot C_{in}' + A' \cdot B \cdot C_{in}' + A' \cdot B' \cdot C_{in} + A \cdot B \cdot C_{in}$$

$$\text{For } C_{in} = 0 \quad \text{Sum} = A \cdot B' + A' \cdot B$$

$$\text{For } A = 0 \quad \text{Sum} = B$$

$$\text{For } A = 1 \quad \text{Sum} = B'$$

$$\text{For } C_{in} = 1 \quad \text{Sum} = A' \cdot B' + A \cdot B$$


$$\text{For } A = 0 \quad \text{Sum} = B'$$

$$\text{For } A = 1 \quad \text{Sum} = B$$

[8] L. Gao, "High performance Complementary Pass transistor Logic full adder," in Proceedings of 2011 International Conference on Electronic Mechanical Engineering and Information Technology, vol. 8, Aug. 2011, pp. 4306–4309.


Pass Transistor Logic

Full Adder



$$C_{out} = A \cdot B + B \cdot C_{in} + A \cdot C_{in}$$

$$C'_{out} = (A' + B')(B' + C'_{in})(A' + C'_{in})$$



$$\text{For } C_{in} = 0 \quad C'_{out} = (A' + B')$$

$$\text{For } A = 0 \quad C'_{out} = 1$$

$$\text{For } A = 1 \quad C'_{out} = B'$$

$$\text{For } C_{in} = 1 \quad C'_{out} = (A' + B') B' A'$$

$$\text{For } A = 0 \quad C'_{out} = B'$$

$$\text{For } A = 1 \quad C'_{out} = 0$$

[8] L. Gao, "High performance Complementary Pass transistor Logic full adder," in Proceedings of 2011 International Conference on Electronic Mechanical Engineering and Information Technology, vol. 8, Aug. 2011, pp. 4306–4309.

Thankyou

sanjayvidhyasadhan.in