




MPI Tutorial-9

8086 Memory Organisation and Interrupts

By Dr. Sanjay Vidhyadharan



Problem-1

- How many address and data lines are required for the following memory chips?
- 256 X 4
- 1K X 8
- 32K X 16
- Suppose the memory chips are now of size 16K X 8. How should the memory be organized for the third case.

Problem-1

Solution:


- The number of address and data lines required are:
- 256 X 4 : 8 and 4
- 1K X 8 : 10 and 8
- 32K X 16 : 15 and 16

Sanjayvidhyadharan.in

Problem-1

Solution:

Now we need to realize a 32KX16 memory using 16KX8 memory chips. Therefore, we would be needing 4 memory chips of 16KX8 arranged as even and odd memory banks. That is 16KX16 can be realized using using 2 16KX8 where one word of 16 bits can be mapped into even and odd bank address space, respectively.



Problem-2

(i) How many hardware interrupts are there in 8086?

- a) 2
- b) 3
- c) 1
- d) 4


(ii) Which interrupt has the highest priority?

- a) TRAP
- b) INTR
- c) INTO
- d) NMI

Problem-2

Solution:

- (i) 2 hardware interrupts. NMI and INTR
- (ii) NMI



8086 CPU

GND	1	40	VCC
AD14	2	39	AD15
AD13	3	38	A16/S3
AD12	4	37	A17/S4
AD11	5	36	A18/S5
AD10	6	35	A19/S6
AD9	7	34	$\overline{\text{BHE}}/\text{S7}$
AD8	8	33	$\text{MN}/\overline{\text{MX}}$
AD7	9	32	$\overline{\text{RD}}$
AD6	10	31	$\overline{\text{RQ}}/\overline{\text{GT0}}$ (HOLD)
AD5	11	30	$\overline{\text{RQ}}/\overline{\text{GT1}}$ (HLDA)
AD4	12	29	$\overline{\text{LOCK}}$ $\overline{\text{WR}}$
AD3	13	28	$\overline{\text{S2}}$ (M/ $\overline{\text{IO}}$)
AD2	14	27	$\overline{\text{S1}}$ (DT/ $\overline{\text{R}}$)
AD1	15	26	$\overline{\text{S0}}$ ($\overline{\text{DEN}}$)
AD0	16	25	QS0 (ALE)
NMI	17	24	QS1 ($\overline{\text{INTA}}$)
INTR	18	23	$\overline{\text{TEST}}$
CLK	19	22	READY
GND	20	21	RESET

Problem-3

What are the Operations performed by IRET and which flags are affected?

Sanjayvidhyadharan.in

Problem-3


Solution:

[SP]->IP

[SP+2]-> CS

[SP)+4]-> (Flags)

All flags are affected.



Problem-4

(i) Mention the address at which CS_{40} and IP_{40} corresponding to the vector 40 would be stored in memory?

(ii) Mention five dedicated interrupt types and their purpose?

Problem-4

Solution

(i) INT 40, for its storage, requires four memory locations

Two for IP40 and two for CS40.

The addresses are calculated as follows:

$$4 \times 40 = (160)_{10} = (1010\ 0000)_2 = A0H.$$

Thus, IP40 is stored starting at 000A0 H and CS40 is stored starting at 000A2 H.

(ii)

Interrupt type	Purpose
0	Divide error
1	Single step
2	Non-maskable Interrupt
3	Break point
4	Overflow

Interrupt Type	Content (16-bit)	Address	Comments
Type 0	ISR IP	0000:0000	Reserved for divide by Zero interrupt
	ISR CS	0000:0002	
Type 1	ISR IP	0000:0004	Reserved for single step interrupt
	ISR CS	0000:0006	
Type 2	ISR IP	0000:0008	Reserved for NMI
	ISR CS	0000:000A	
Type 3	ISR IP	0000:000C	Reserved for INT single byte instruction
	ISR CS	0000:000E	
Type 4	ISR IP	0000:0010	Reserved for INTO instruction
	ISR CS	0000:0012	
Type N		0000:0014	Reserved for two byte instruction INT TYPE
		0000:0016	
	ISR IP	0000:004N	
	ISR CS	0000:(004N+2)	
		0000:03FC	
		0000:03FE	
Type FFH	ISR IP	0000:03FE	
	ISR CS	0000:03FF	

ISR : Interrupt Service Routine

Problem-4

Solution

(ii)

Interrupt type	Purpose
0	Divide error (Called Automatically)
1	Single step PUSHF ; MOV BP, SP OR [BP], 0100H ; POPF To reset the trap flag AND [BP], OFEFFH instruction instead OR [BP], 0100H.
2	Non-maskable Interrupt (NMI PIN)
3	Break point
4	Overflow (Not Called Automatically)

Interrupt Type	Content (16-bit)	Address	Comments
Type 0	ISR IP	0000:0000	Reserved for divide by Zero interrupt
	ISR CS	0000:0002	
Type 1	ISR IP	0000:0004	Reserved for single step interrupt
	ISR CS	0000:0006	
Type 2	ISR IP	0000:0008	Reserved for NMI
	ISR CS	0000:000A	
Type 3	ISR IP	0000:000C	Reserved for INT single byte instruction
	ISR CS	0000:000E	
Type 4	ISR IP	0000:0010	Reserved for INTO instruction
	ISR CS	0000:0012	
Type N		0000:0014	Reserved for two byte instruction INT TYPE
		0000:0016	
Type FFH	ISR IP	0000:03FE	
	ISR CS	0000:03FF	

ISR : Interrupt Service Routine

Problem-5

Draw a circuit that will terminate the INTR when interrupt request has been acknowledged.


Sanjayvidhyadharan.in

Problem-5

Solution:

The figure below makes INTR input of 8086 to go into 1 state once the interrupt request comes from some external agency. The falling edge of the peripheral clocks the flip-flop which makes INTR to become 1.

The first \overline{INTR} pulse then resets Q, making INTR to become 0. This ensures that no second interrupt request is recognized by the system. The reset input sees to it that INTR remains in the 0 state when the system is reset.



Thank You