


### MPI Tutorial-10 **8086 Memory Interface**

## By Dr. Sanjay Vidhyadharan sanit




Design a memory having size 16 × 8 from 16 × 4 memory modules. Draw the Schematic showing the Address Bus, Data Bus and Chip Select Lines Connection to the Chip. sanianianianianian

Design a memory having size 16 × 8 from 16 × 4 memory modules. Draw the Schematic showing the Address Bus, Data Bus and Chip Select Lines Connection to the Chip.




Develop a  $32 \times 4$  memory module by combining two  $16 \times 4$ memory chips. Draw the Schematic showing the Address nd ection to satisfications satisfications satisfications Bus, Data Bus and Chip Select Lines Connection to the

Develop a  $32 \times 4$  memory module by combining two  $16 \times 4$  memory chips. Draw the Schematic showing the Address Bus , Data Bus and Chip Select Lines Connection to the Chip.



yaya


Draw a typical memory read cycle and explain.



sanjay Draw a typical memory write cycle and explain.


Draw a typical memory write cycle and explain.


8/27/



u trom Markania Saanja 1974

Show how the MEMR and MEMW signals are derived from M/ IO', RD' and WR' signals of 8086.





, where the set of the Design an interface between CPU 8086 and two chips of 32K X 8 ROM and

Design an interface between CPU 8086 and two chips of 32K X 8 ROM and four chips of 32 K X 8 RAM according to the following memory map ran-

ROM 1 and ROM 2 ⇒ F0000H-FFFFFH

RAM 1 and RAM 2 ⇒ D0000H–DFFFFH


RAM 3 and RAM 4 ⇒ E0000H-EFFFFH

#### Solution.

Address Map

Address	A <sub>19</sub>	A <sub>18</sub>	A <sub>17</sub>	A <sub>16</sub>	$A_{15}$	A <sub>14</sub>	A <sub>13</sub>	A <sub>12</sub>	A <sub>11</sub>	A <sub>10</sub>	$A_9$	$A_8$	$A_7$	$A_6$	$A_5$	$A_4$	$A_3$	$A_2$	$A_1$	A <sub>0</sub>
FOOOOH ROM 1	1 and	1 ROM	1 2	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
FFFFH	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
роооон	1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
RAM	1 and	RA	Л2																	
DFFFFH	1	1	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
EOOOOH	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
RAM	3 and	4																		
EFFFFH	1	1	1	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Design an interface between CPU 8086 and two chips of 32K X 8 ROM and four chips of 32 K X 8 RAM according to the following memory map



# Thank You

sanian