

Digital Design First Semester 2020-21 Tutorial: 12


CMOS Implementation

CMOS Device Structure

For every CMO5 device, there are essentially **two** separate circuits:

- 1) The Pull-Up Network
- 2) The Pull-Down Network

The basic CMOS structure is:






A CMOS logic gate must be in one of two states!




State 1: PUN is open and PDN is conducting.



In this state, the output is LOW (i.e., Y=0).

State 2: PUN is conducting and PDN is open.




In this state, the output is **HIGH** (i.e., Y=1).


Sania

8/24/2021

3

Thus, the PUN and the PDN essentially act as switches, connecting the output to either V_{DD} or to ground:







- * Both switches closed or both switches open would cause an ambiguous digital output!
- * To prevent this from occurring, the PDN and PUN must be complementary circuits.










For more complex digital CMOS gates (e.g., a 4-input OR gate), we find:

- 1) The PUN will consist of multiple inputs, therefore requires a circuit with multiple PMOS transistors.
- The PDN will consist of multiple inputs, therefore requires a circuit with multiple NMOS transistors.




PDN Design Synthesis

1. If the PDN is conducting, then the output will be low. Thus, we must find a Boolean expression for the complemented output $\overline{\mathcal{Y}}$.


In turn, the PDN can only be conducting if one or more of the NMOS devices are conducting—and NMOS devices will be conducting (i.e., triode mode) when the inputs are high ($V_{GSN} = V_{DD}$).


Thus, we must express \overline{Y} in terms of un-complemented inputs A, B, C, etc (i.e., $\overline{Y} = f(A, B, C)$).

e.g.,
$$\rightarrow \overline{y} = A + BC$$



Sanjal






1.Realize the following logic function with AOI gates and CMOS Transistors

$$f = \overline{x_1x_2 + x_3x_4 + x_5}.$$




1.Realize the following logic function with AOI gates and CMOS Transistors

$$f = \overline{x_1 x_2 + x_3 x_4 + x_5}.$$




1. Realize the following logic function with AOI gates and CMOS Transistors $f = \overline{x_1x_2 + x_3x_4 + x_5}$.



sanif

2. Realize Full Adder with CMOS Transistors

$$F = \overline{((A.B) + C.(A+B))} = \overline{carry}$$






Symmetrical!

2. Realize Full Adder with CMOS Transistors


$$F = \overline{(ABC + ABC + ABC)} = \overline{sum}$$





2. Realize Full Adder with CMOS Transistors


$$F = \overline{(ABC + ABC + ABC)} = \overline{sum}$$





2.Realize Full Adder with CMOS Transistors

Full Adder Circuit







2.Realize Full Adder with CMOS Transistors

Full Adder Circuit

