



# Digital Design First Semester 2020-21 Tutorial: 12


**CMOS** Implementation


# CMOS Device Structure

For every CMOS device, there are essentially **two** separate circuits:


- 1) The Pull-Up Network
- 2) The Pull-Down Network

The basic CMOS structure is:






Thus, the PUN and the PDN essentially act as switches, connecting the output to either  $V_{DD}$  or to ground:




- \* Note that the key to proper operation is that **one** switch must be closed, while the **other** must be open.
- \* Both switches closed or both switches open would cause an ambiguous digital output!
- \* To prevent this from occurring, the PDN and PUN must be complementary circuits.


For example, consider the CMOS inverter:



For more complex digital CMO5 gates (e.g., a 4-input OR gate), we find:

- The PUN will consist of multiple inputs, therefore requires a circuit with multiple PMOS transistors.
- The PDN will consist of multiple inputs, therefore requires a circuit with multiple NMOS transistors.






#### PDN Design Synthesis


1. If the PDN is conducting, then the output will be low. Thus, we must find a Boolean expression for the complemented output  $\overline{\mathcal{Y}}$ .


In turn, the PDN can only be conducting if one or more of the NMOS devices are conducting—and NMOS devices will be conducting (i.e., triode mode) when the inputs are high ( $V_{GSN} = V_{DD}$ ).

Thus, we must express  $\overline{Y}$  in terms of un-complemented inputs A, B, C, etc (i.e.,  $\overline{Y} = f(A, B, C)$ ).

e.g., 
$$\rightarrow \overline{y} = A + BC$$









1. Realize the following logic function with AOI gates and CMOS **Transistors** 

$$f = \overline{x_1 x_2 + x_3 x_4 + x_5}$$
.


11/19/2020

**ELECTRONICS** 



1.Realize the following logic function with AOI gates and CMOS Transistors

$$f = \overline{x_1 x_2 + x_3 x_4 + x_5}.$$






1. Realize the following logic function with AOI gates and CMOS

**Transistors**  $f = \overline{x_1 x_2 + x_3 x_4 + x_5}.$ 


**ELECTRONICS** 





#### 2. Realize Full Adder with CMOS Transistors

$$F = \overline{((A.B) + C.(A+B))} = \overline{carry}$$





Symmetrical!



#### 2. Realize Full Adder with CMOS Transistors


**ELECTRONICS** 








#### 2. Realize Full Adder with CMOS Transistors








### 2. Realize Full Adder with CMOS Transistors

#### **Full Adder Circuit**





### 2. Realize Full Adder with CMOS Transistors

#### **Full Adder Circuit**

