## Digital Electronics and Computer Organization

## Digital Design

## Lecture 16 : D-Latches and D-Flipflops

## Latches

## SR Latch with Enable



## Latches

D Flip-flop circuit


## Latches

## D Latch with Enable

| En | $\mathbf{D}$ | $\mathbf{Q}$ | $\mathbf{Q}^{\prime}$ |  |
| :---: | :---: | :---: | :---: | :--- |
| 0 | X | Q | $\mathrm{Q}^{\prime}$ | No change |
| 1 | 0 | 0 | 1 | Reset |
| 1 | 1 | 1 | 0 | Set |

$\mathrm{D}=0$ makes $\mathrm{S}=0$ and $\mathrm{R}=1$
$\mathrm{D}=1$ makes $\mathrm{S}=1$ and $\mathrm{R}=0$

## Latches

D Latch with Asynchronous PRESET and CLEAR


Activating PRESET' (i.e. 0) makes $\mathrm{Q}=1$. This in turn maintains $\mathrm{Q}^{\prime}=0$

Activating CLEAR' (i.e. 0) makes $Q^{\prime}=1$. This in turn maintains $Q=0$

## Latches

Graphic Symbols


## Sequential Circuits

Latch - Responds to change in level of clock pulse


The key to the proper operation of a flip flop is to trigger it only during signal transition.


## Race around in Latches



## Flip-Flops

Two ways to build a flip flop

Special configuration of two latches to isolate the output of flipflop

Gate based design which triggers only during signal transition of clock and is disabled during rest of clock pulse

## Edge Triggered D Flip-Flops

## Master Slave Flip-flop


-ve Edge Triggered

Y will be affected and not $Q$
Y remains unaffected and Q stable

## Edge Triggered D Flip-Flops

## Master Slave Flip-flop




## Edge Triggered D Flip-Flops

## Master Slave Flip-flop



## Edge Triggered D Flip-Flops

D-type positive edge triggered


> Case I:
> CLK $=0$
> CLK $=0=>S=1, R=1$
> $D=0->1->0$
> $S=1, R=1$ for $S^{\prime} R^{\prime}$ latch

## Edge Triggered D Flip-Flops

D-type positive edge triggered


Case 2:
CLK = $1, D=0, S=1, R=0$ $B=1, A=0$

D -> 0 -> 1 -> 0
B =1 Since $\mathrm{R}=0$

Case 3:
$C L K=1, D=1, S=0, R=1$
$B=0, A=1$
D -> 1 -> $0->0$
B -> $0->1>0$
$R=1$ Since $S=0$
$A=1$ Since $S=0$

Hence Initial state of $Q$ and $Q^{\prime}$ is maintained

## Edge Triggered D Flip-Flops

D-type positive edge triggered


Case 4:

$$
\begin{aligned}
& C L K=0, D=0, S=1, R=0 \\
& B=1, A=1, Q=0 \\
& D->1 \\
& B=0 \\
& C L K->1 \\
& R=1 \\
& A=1 \\
& S=0 \\
& Q=1
\end{aligned}
$$

## Edge Triggered D Flip-Flops

D-type positive edge triggered


## Thank You

