

Digital Design

Lecture 11: Combinational Logic and Arithmetic Circuits



Birla Institute of Technology & Science, Pilani
Hyderabad Campus

2020

Innovate

achieve

1

lead

Combinational Circuits

- A combinational circuit consists of logic gates whose outputs, at any time, are determined by combining the values of the inputs.
- For n input variables, there are 2^n possible binary input combinations.
- For each binary combination of the input variables, there is one possible output.

Combinational Circuits (cont.)



- Hence, a combinational circuit can be described by:
 1. A truth table that lists the output values for each combination of the input variables, or
 2. m Boolean functions, one for each output variable.



Combinational vs. Sequential Circuits

- Combinational circuits are memory-less. Thus, the output value depends **ONLY** on the current input values.
- Sequential circuits consist of combinational logic as well as memory elements (used to store certain circuit states). Outputs depend on **BOTH** current input values and previous input values (kept in the storage elements).

Combinational vs. Sequential Circuits






Half Adder

Input is limited to 2 bits

$$\begin{aligned} \text{HS} &= X \text{ xor } Y \\ &= X \cdot Y' + X' \cdot Y \\ \text{CO} &= X \cdot Y \end{aligned}$$



Time for the Half Adder?


1 gate delay

A gate delay of an xor for the half sum


A gate delay of an AND gate for the carry out



Half Adder




$$(a) S = xy' + x'y$$
$$C = xy$$




$$(b) S = x \oplus y$$
$$C = xy$$




NAND vs. XOR




2 input NAND gate (Static Logic)



2 input NOR gate (Static Logic)



2 input XOR gate (Static logic)



2 input XNOR gate (Static logic)



Full Adder

Input is now X Y and the Carry in.

So have

$$\begin{aligned} S &= X \cdot Y' \cdot C_{in}' + X' \cdot Y \cdot C_{in}' + X' \cdot Y' \cdot C_{in} + X \cdot Y \cdot C_{in} \\ &= X \text{ xor } Y \text{ xor } C_{in} \end{aligned}$$

$$C_{out} = X \cdot Y + X \cdot C_{in} + Y \cdot C_{in}$$



Full Adder

Two level logic

Output delay

$A, B, C_{in} \rightarrow \text{Sum}$


Delay through 2 xor gates

$$t_s = 2 t_{\text{xor}}$$

$A, B, C_{in} \rightarrow \text{Cout}$

Delay through an AND gate
and an OR gate

$$t_{\text{Cout}} = t_{\text{and}} + t_{\text{or}}$$





Full Adder

Two level logic

Output delay

$A, B, C_{in} \rightarrow \text{Sum}$


Delay through 2 xor gates

$$t_s = 2 t_{\text{xor}}$$

$A, B, C_{in} \rightarrow \text{Cout}$


Delay through an AND gate
and an OR gate

$$t_{\text{Cout}} = t_{\text{and}} + t_{\text{or}}$$





Full Adder




Delay= 2 Gate Delay ?



Full Adder

Full-adder can also implemented with **two half adders and one OR gate.**


$$\begin{aligned} S &= z \oplus (x \oplus y) \\ &= z'(xy' + x'y) + z(xy' + x'y)' \\ &= xy'z' + x'yz' + xyz + x'y'z \\ C &= z(xy' + x'y) + xy = xy'z + x'yz + xy \end{aligned}$$





Ripple Carry Adder

This is called Ripple Carry Adder, because of the construction with full adders are connected in cascade.




Delay = 4 X Full Adder Delay



Carry Look-Ahead Adder


1-bit CLA






Carry Look-Ahead Adder

CLA






CLLB



$$C_1 = G_0 + P_0 C_0$$



Carry Look-Ahead Adder



$$C_2 = G_1 + P_1 C_1$$




$$C_2 = G_1 + P_1 \cdot (G_0 + P_0 C_0)$$

$$C_2 = G_1 + P_1 G_0 + P_1 P_0 C_0$$

$$C_1 = G_0 + P_0 C_0$$



Carry Look-Ahead Adder



$$C_2 = G_1 + P_1 G_0 + P_1 P_0 C_0$$

$$C_1 = G_0 + P_0 C_0$$



Carry Look-Ahead Adder

$$C_1 = G_0 + P_0 C_0$$

$$C_2 = G_1 + P_1 G_0 + P_1 P_0 C_0$$

$$C_3 = G_2 + P_2 G_1 + P_2 P_1 G_0 + P_2 P_1 P_0 C_0$$

$$C_4 = G_3 + P_3 G_2 + P_3 P_2 G_1 + P_3 P_2 P_1 G_0 + P_3 P_2 P_1 P_0 C_0$$

