




# **Microprocessors and Interfaces: 2021-22**

## **Lecture 22 :**


### **Memory Interface**

#### **Part 1 : Address Decoding**

**By Dr. Sanjay Vidhyadharan**




# MEMORY



# Memory Chip

A 2K Memory Chip



# Address Decoding



1111 1111 1XXX XXXX XXXX

or

1111 1111 1000 0000 0000 = FF800H

to




1111 1111 1111 1111 1111 = FFFFFH



# Address Decoding

Design the same memory with address range starting from 00000

A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	
1	1	1	1	1	1	1	1	1	1	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1




# Address Decoding

- Can be built using:
- Logic gates
- Block decoders (e.g.  $2 \times 4$ ,  $3 \times 8$  ...)
- Programmable logic (PLAs, PLDs, FPGAs ...)

# Example

Design an address decoder for a 32 K × 8 RAM.




A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	
1	1	1	1	1	1	1	1	1	1	9	8	7	6	5	4	3	2	1	0
9	8	7	6	5	4	3	2	1	0	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

D0-D7




Select'



# Example

Design an address decoder for a 8K RAM from 1E000 and 8K ROM from FA000



	A19	A18	A17	A16	A15	A14	A13	A12	A11	A10	A9	A8	A7	A6	A5	A4	A3	A2	A1	A0	
RAM low	0	0	0	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	1E000
RAM high	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1FFFF
ROM low	1	1	1	1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	FA000
ROM high	1	1	1	1	1	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	FBFFF


3/23/2021

8




# Using Block Decoders

SN54/74LS138 Decoder/Demultiplexer




# Using Block Decoders

SN54/74LS138 Decoder/Demultiplexer



# Using Block Decoders

SN54/74LS138 Decoder/Demultiplexer



INPUT						OUTPUT							
ENABLE			SELECT										
$G_1$	$G_{2A}$	$G_{2B}$	A	B	C	$O_0$	$O_1$	$O_2$	$O_3$	$O_4$	$O_5$	$O_6$	$O_7$
0	X	X	X	X	X	1	1	1	1	1	1	1	1
X	1	X	X	X	X	1	1	1	1	1	1	1	1
X	X	1	X	X	X	1	1	1	1	1	1	1	1
1	0	0	0	0	0	0	1	1	1	1	1	1	1
1	0	0	0	0	1	1	0	1	1	1	1	1	1
1	0	0	0	1	0	1	1	0	1	1	1	1	1
1	0	0	0	1	1	1	1	1	0	1	1	1	1
1	0	0	1	0	0	1	1	1	1	0	1	1	1
1	0	0	1	0	1	1	1	1	1	1	0	1	1
1	0	0	1	1	0	1	1	1	1	1	1	0	1
1	0	0	1	1	1	1	1	1	1	1	1	1	0

# Using Block Decoders





Figure a

# Example


Design a 1 K RAM from FFC00 using 74138



	A19	A18	A17	A16	A15	A14	A13	A12	A11	A10	A9	A8	A7	A6	A5	A4	A3	A2	A1	A0	
RAM low	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	FFC00
RAM high	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	FFFFF

# RAM & ROM using a Decoder

Design a 64K RAM and 64k ROM interface



	A19	A18	A17	A16	A15	A14	A13	A12	A11	A10	A9	A8	A7	A6	A5	A4	A3	A2	A1	A0	
RAM low	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	C000
RAM high	1	1	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	CFFF
ROM low	1	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	9000
ROM high	1	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	9FFF

**Thank You**