




Microprocessor Programming and Interfacing

Lecture-2: Introduction to Microprocessors


Dr. Sanjay Vidhyadharan
Assistant Professor
EEE Department
BITS Pilani Hyderabad Campus







Microprocessor vs. Microcontroller





You may pause this video now and watch the video from the link provided.


https://www.youtube.com/watch?v=9Rrt0n1oY8E



Microprocessor



Microcontroller





Instructions in Microprocessor

WHAT IS INSTRUCTIONS?

Tells the µp what action to perform



Instructions in Microprocessor

HOW DOES A MICROPROCESSOR HANDLE AN INSTRUCTION?


Fetch Cycle

The fetch cycle takes the instruction required from memory, stores it in the instruction register


Execute Cycle


The actual actions which occur during the execute cycle of an instruction












Block Diagram of a Microprocessor



Microprocessor Bus

PROCESSOR BUS



ADDRESS BUS:

No of Address lines

- 20 lines –A19–A0
- 1 M Byte of memory can be addressed

DATA BUS:

No of Data lines

• 16 lines –D15–D0

CONTROL LINES:

- -Active low signals
- MEMR
- MEMW
- IOR
- IOW



Memory of Microprocessors

PROCESSOR MEMORY

ROM

Non-Volatile Read Only

RAM

Volatile

Random Access Memory



Processors

- ➤ CISC (Complex Instruction Set Computer)
 Operands for Arithmetic/Logic operation can be in Register/ Memory
- ➤ RISC (Reduced Instruction Set Computer)
 Operands for Arithmetic/Logic operation only in Registers
 Register –Register Architecture



RISC vs CISC

Goal: Multiply data in mem A with B and put it back in A

CISC:

MULA,B


RISC:

 $LDA R_0, A$

 $LDAR_{1},B$

 $MULR_0,R_1$

 $STR A,R_0$





RISC vs CISC



https://www.youtube.com/watch?v=_EKgwOAAWZA&feature=emb_title



You may pause this video now and watch the video from the link provided.


https://www.youtube.com/watch?v=_EKgwOAAWZA

1/21/2021 15



Basic Parallel Techniques


- Pipelining
- Replication



INSTRUCTION PIPELINES


Instruction:


- Fetch
- Decode
- Execute






1. SISD: Single Instruction, Single-Data Systems









2. SIMD: Single-Instruction, Multiple-Data Systems






3. MISD: Multiple-Instruction, Single-Data Systems









4. MIMD: Multiple-Instruction, Multiple-Data Systems









Dual CPU Core Chip









Energy stored in
$$C_{Load}$$
 (C_L)= $\int_0^{V_{DD}} V_{C_L} C_L dV_c = \frac{1}{2} I_{DD}^2 * C_L$


Energy consumed from power supply= $V_{DD} \int_0^T i(t) dt = V_{DD} \cdot Q_{CL} = V_{DD}^2 \cdot C_L$

Energy dissipated in pMOSFET during charging = $\frac{1}{2}$. V_{DD}^2 . C_L


Energy dissipated in nMOSFET during discharging = $\frac{1}{2}$. V_{DD}^2 . C_L

Power Consumption = Frquency. V_{DD}^2 . C_L









Quad- core microprocessor



CPU on a Single VLSI Chip

WHAT HAPPENS WHEN YOU TURN ON YOUR COMPUTER?

BIOS –Basic Input Output System

Resident in ROM

Orchestrates loading the computer's operating system from the hard disk drive into RAM. Why RAM?

OS Loads Program from Disk (Secondary Storage) to RAM (Primary Storage)

(Program -Set of Instructions –Executed by μp)



EVOLUTION OF MICROPROCESSOR

Name	Date	Trans istors	Clock speed	Data width
8080	1974	6K	2MHz	8
8086	1978	29K	5MHz	16
80286	1982	134K	12 MHz	16
80386	1985	275K	16-33 MHz	32
80486	1989	1.2 M	20 -100 MHz	32
Pentium	1993	3.1M	60-200 MHz	32 /64
Pentium II	1997	7.5 M	233-450 MHz	32/64
Pentium III	1999	9.5 M	450 -933 MHz	32 /64
Pentium 4	2000	42 M	1.5 <i>G</i> Hz	32/64



Thankyou

1/21/2021 27